Lead ASIC Verification Engineer — VLSI & SystemVerilog
$120k - $243kHewlett Packard Enterprise
Hewlett Packard Enterprise is seeking a VLSI Design Engineer in Sunnyvale, California, responsible for leading project teams and guiding the design and development of VLSI components. The ideal candidate will have significant experience in VLSI design and a degree in Electrical Engineering or Computer Engineering. The position offers a dynamic work environment with a competitive salary range of $120,000 - $243,000 annually, alongside comprehensive benefits for health and wellbeing. #J-18808-Ljbffr Hewlett Packard Enterprise
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Lead ASIC Verification Engineer — VLSI & SystemVerilog in Sunnyvale, CA vacancy
- ...California is seeking an experienced engineer to develop and scale test benches using SystemVerilog and UVM methodologies. The role requires expertise in ASIC with a minimum of 8 years in the... ...with a team to ensure verification closure. This position is integral...Suggested
$175k - $215k
Waymo is hiring for a verification engineer responsible for building high-performance verification environments for their autonomous vehicle... ...specifications and requires significant expertise in UVM/SystemVerilog and Python. This position follows a hybrid work schedule...Suggested$150k - $165k
Encore Semi, Inc. in Sunnyvale, CA is seeking a Sr Design Verification Engineer to verify complex digital systems, including ARM-based CPUs... ...ownership of the full verification lifecycle, utilizing SystemVerilog and UVM to ensure design quality and integrity. The anticipated...Suggested- ...ASIC Verification Engineer This role has been designed as 'Onsite' with an expectation that you will... ...analyzes, develops, modifies and evaluates VLSI components and hardware systems.... ...Provide technical expertise and leads project teams of Electronic and VLSI engineers...SuggestedWork at officeLocal area
Hewlett Packard Enterprise
Sunnyvale, CA2 days ago $116k - $189.75k
...NVIDIA is seeking an outstanding ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity... ...Oriented Programming with C++ and/or SystemVerilog ~ Exposure to design and verification tools...SuggestedNVIDIA
Santa Clara, CA1 day ago$120k - $243k
...ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you will... ..., develops, modifies and evaluates VLSI components and hardware systems. Determines... ...Provide technical expertise and leads project teams of Electronic and VLSI engineers...Work experience placementWork at officeLocal areaImmediate startHewlett Packard Enterprise Development LP
Sunnyvale, CA2 days ago- ...the design of industry‑leading high‑performance, low‑... ...of Tensordyne’s ASIC team, you will lead all phases of ASIC verification and will be responsible... ...working closely with design engineers to stay abreast of the... ...tools, in particular SystemVerilog and UVM, handling bug...Work at officeRemote workFlexible hours
$138k - $198k
Google is seeking an ASIC Design Verification Engineer to shape the future of AI/ML hardware acceleration in Sunnyvale, California. In this role... ...years of design verification experience, and expertise in SystemVerilog/UVM. A competitive salary between $138,000 and $198,000...$100k - $166.75k
NVIDIA is seeking an ASIC Verification Engineer to verify the design and implementation of the world’s leading SOCs and GPUs. This position offers the opportunity to have real... ...background with knowledge of Digital Design, VLSI, and/or Computer Architecture. Exposure to...$116k - $189.75k
NVIDIA is looking for an ASIC Verification Engineer in Santa Clara, California. The role involves verifying designs of leading SoCs and GPUs using advanced methodologies. Candidates... ...experience. Strong skills in C++ and SystemVerilog are essential. Compensation ranges...$136k - $218.5k
NVIDIA is looking for an ASIC Verification Engineer to join their Santa Clara team. This role involves unit level verification of GPU hardware... ...and 5+ years of relevant experience, especially with SystemVerilog. The base salary for this position ranges from 136,000 to...- NVIDIA in Santa Clara is seeking an ASIC Clocks Verification Engineer to join their GPU clocks team. You will collaborate with architects and verification... ...clock structures. The role requires experience with SystemVerilog and UVM, alongside strong coding skills in Python and...
$116k - $189.75k
...today. The GPU clocks group is looking for an exceptional ASIC Clocks Verification Engineer. The team is responsible for crafting all aspects of... ...(or equivalent experience). Practical experience with SystemVerilog and Universal Verification Method (UVM). Experience with...$106.4k - $172.15k
...Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the... ...firewall products meet or exceed industry-leading requirements for features,... ...concept to mass production. Expertise in SystemVerilog and UVM. Technical strength in defining...Work at officePalo Alto Networks
Santa Clara, CA10 hours ago$168k - $264.5k
...is seeking outstanding Senior Design Verification Engineers with a specialty in tools and automation... ...Exposure to computer architecture, ASIC design, and verification methodology is... ...Fluency in Object Oriented Programming with SystemVerilog Experience with Make based build...- Advanced Micro Devices, Inc. in Santa Clara, CA, is seeking a Design Verification Engineer to drive verification closure on complex ASIC designs. The ideal candidate will have robust knowledge of SystemVerilog and UVM, and experience in debugging intricate architecture...
$138k - $198k
...worldwide, and leverage your design and verification expertise to verify complex... ...within AI/ML‑driven systems. As an ASIC Design Verification Engineer, you will be part of a team... ...verifying digital logic at RTL using SystemVerilog/UVM for ASICs. Preferred qualifications...Full timeWorldwide$101k - $178.14k
...Description: Join Our Team as a ASIC/FPGA Verification Engineer where you will work on the development... ...plan for a given design. • Use SystemVerilog and Universal Verification Methodology... ...as Perl, TCL, Python. • Experience leading small teams in technical work,...Full timeTemporary workWork experience placementWork at officeRemote workRelocationFlexible hoursShift workLockheed Martin Corporation
Sunnyvale, CA21 hours ago$101k - $178.14k
...ASIC/FPGA Verification Engineer Join Our Team as an ASIC/FPGA Verification Engineer where you will work on the development of a sophisticated... ...HDL programming experience with VHDL, Verilog, and/or SystemVerilog. Desired Skills: Masters Degree. Experience...Full timeTemporary workWork experience placementWork at officeRemote workFlexible hoursNavstar
Sunnyvale, CA3 days ago$138k - $198k
...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...with formal and design verification. Experience with SystemVerilog or Verilog. Experience... ...ML-driven systems. As an ASIC Formal Verification... ...shaping the future of world‑leading hyperscale computing, with...Worldwide- Google in Sunnyvale is hiring an ASIC Design Verification Engineer to shape the future of AI/ML hardware acceleration. You will verify complex digital... ..., building constrained-random environments with SystemVerilog and UVM, and drive coverage to tape-out, collaborating...
$117k - $166k
Google in Sunnyvale is seeking an ASIC Design Verification Engineer to shape the future of AI/ML hardware acceleration. You will work on innovative... ..., along with experience in design verification and SystemVerilog. The base salary range for this full-time position is $...Full time$138k - $198k
...'s degree in Electrical Engineering, Computer Engineering, Computer... ...experience with design verification. Experience with SystemVerilog/Verilog. Preferred... ...SystemVerilog/UVM for ASICs. Familiarity with ASIC... ...shaping the future of world‑leading hyperscale computing,...Worldwide$135k - $180k
SpaceX is seeking a Design Verification Engineer in Sunnyvale, California. This role involves digital ASIC verification and working with cross-disciplinary teams to develop next-generation ASICs for Starlink. The ideal candidate will hold a Bachelor’s degree in electrical...$138k - $198k
Google is seeking an ASIC Formal Verification Engineer in Sunnyvale, California, to drive advancements in TPU technology. In this role, you'll verify complex digital designs, focusing on the architecture and integration of TPU in AI systems. Ideal candidates will have a...$100k - $166.75k
...our team! The NVIDIA VLSI team is looking for a Cell Modeling and Verification Engineer with strong experience... ...NVIDIA's ground breaking ASIC products and work... ...efficient and performance leading SoCs and GPUs to push... .... Use Verilog, SystemVerilog, Perl, or Python and understanding...- iFlow Inc. is seeking a Design Verification Engineer based in Santa Clara, CA, for a long-term position. The successful candidate will possess... ...5 years of experience, showcasing a strong proficiency in SystemVerilog and UVM, alongside debugging skills. Key responsibilities...
- Majestic Labs ai is seeking an experienced Pre-Silicon Verification Engineer to join our team in Los Altos, California. You will be responsible for chip-level and performance verification of our custom ASICs. Ideal candidates will have a Bachelor's or Master's in Computer...
$108k - $195.5k
NVIDIA is seeking an ASIC Engineer to support the design and verification of the GPU memory subsystem in the world’s leading SoC's and GPU's - an opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics...- NVIDIA is seeking a Senior ASIC Verification Engineer to join the Coherent High Speed Interconnect team. In this critical role, you will verify the design and implementation of high-speed coherent interconnects for mobile SoCs and GPUs. The successful candidate will have...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Lead ASIC Verification Engineer — VLSI & SystemVerilog. Be the first to apply!
Related searches
- lead engineer Sunnyvale, CA
- lead infrastructure engineer Sunnyvale, CA
- lead network engineer Sunnyvale, CA
- computer validation engineer Sunnyvale, CA
- validation engineer Sunnyvale, CA
- computer system validation engineer Sunnyvale, CA
- asic verification engineer Sunnyvale, CA
- validation consultant Sunnyvale, CA
- senior validation engineer Sunnyvale, CA
- system validation engineer Sunnyvale, CA