Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification (DV) Engineer

$200k - $330k

DensityAI

Job Description

Job Description

About the role

We're looking for an experienced Design Verification engineer with at least 5 years of pre-silicon verification experience in end to end verification for complex IP, subsystems, and/or SoC system level verification from plan to functional closure. This is a senior individual-contributor role and you'll partner closely with our HW-design and software teams, driving DensityAI's AI accelerator program from first silicon through scale-out.

What you'll do
  • Own an entire testing domain based on your expertise

  • Develop end to end testing strategy from IP to SOC-level and to emulation for our AI accelerator silicon

  • Use and develop AI-assisted tool flows to accelerate verification and emulation timeline

What we're looking for
  • 5+ years of experience in one or more of the following:

    • Block Level/Sub System Verification

    • CPU Subsystem/IP integration

    • SoC/full-chip Verification

    • Emulation testing

    • DMA/NoC Verification

    • Multi-SoC/Die to Die protocol verification

  • Debug for functional closure of complex design or SOCs

  • Proven records on end-to-end pre-silicon verification ownership and deliverables

  • Strong Interest in optimizing Verification techniques and life cycle using the latest agentic/AI assisted flows

  • Exceptional abilities in analyzing and understanding specification from both hardware and software perspectives

  • Well-versed in UVM methodology and testbench architecture

  • Ability to define clear goals and milestones to meet aggressive timelines and quickly adapt to a dynamic design life cycle

  • Self driven and passionate, with a strong sense of respectful team collaboration

  • Flexible Mindset to jump in and contribute to multiple domains within verification as needed

  • (Optional) RISC-V, formal verification, emulation platforms (Palladium, Veloce, or equivalent), or post-silicon bring-up

Compensation

Final offers depend on level, location, and skills relevant to the role. Additional compensation: equity grant per company guidelines; medical / dental / vision; 401(k); standard PTO.

Visa Sponsorship

DensityAI sponsors qualified candidates for H-1B, O-1, TN, E-3, and other employment-based visas, and we welcome applicants on F-1 OPT and STEM-OPT. Work authorization is required at start; we provide immigration support to secure or transfer status.

Export Controls

Aspects of this role may involve access to information subject to U.S. export controls (EAR/ITAR). We may discuss licensing or scope adjustments during the interview.

Equal Opportunity

DensityAI is an Equal Opportunity Employer. We do not discriminate on the basis of race, color, religious creed, national origin, ancestry, physical or mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, age (40+), sexual orientation, military or veteran status, pregnancy, or any other status protected by law. We comply with the California CROWN Act and provide reasonable accommodations on request.

Full compensation packages are based on candidate experience and relevant certifications.

California pay range

$200,000—$330,000 USD

Compensation

Final offers depend on level, location, and skills relevant to the role. Additional compensation: equity grant per company guidelines; medical / dental / vision; 401(k); standard PTO.

Visa Sponsorship

DensityAI sponsors qualified candidates for H-1B, O-1, TN, E-3, and other employment-based visas, and we welcome applicants on F-1 OPT and STEM-OPT. Work authorization is required at start; we provide immigration support to secure or transfer status.

Export Controls

Aspects of this role may involve access to information subject to U.S. export controls (EAR/ITAR). We may discuss licensing or scope adjustments during the interview.

Equal Opportunity

DensityAI is an Equal Opportunity Employer. We do not discriminate on the basis of race, color, religious creed, national origin, ancestry, physical or mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, age (40+), sexual orientation, military or veteran status, pregnancy, or any other status protected by law. We comply with the California CROWN Act and provide reasonable accommodations on request.

Vacancy posted 8 days ago
Similar jobs that could be interesting for youBased on the Design Verification (DV) Engineer in Mountain View, CA vacancy
  • $200k - $300k

    Job Title: Principal SoC Verification Engineer - SystemVerilog / UVM, AMBAJob Location: Los Altos, CA...  ...compute IP into an industry-leading design, we are building the optimized silicon...  ...design and help develop a comprehensive DV plan. Develop a detailed test bench and... 
    Suggested

    CyberCoders

    Los Altos, CA
    2 days ago
  • $163k - $236k

    Lead comprehensive verification strategies and signoff for complex blocks...  ...HLS code to generated RTL.Design and maintain advanced environments...  ...and mentor junior engineers on the nuances of HLS verification...  ...of the Design Verification (DV) role in the Argos IP team, you... 
    Suggested
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  • $163k - $237k

    Develop verification plans and test plans for digital intellectual properties (IPs) and...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...subsystems.Experience working with design verification (DV) testbenches or environments.... 
    Suggested
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  •  ...Job Title: Design Verification Engineer III Duration: 06 Months (Possible extension) Location: Onsite 3 days in Sunnyvale, CA Job Description : Design...  ...Design Verification Engineer to develop and execute DV test strategies focused on power and performance characterization... 
    Suggested

    Spectraforce Technologies

    Sunnyvale, CA
    2 days ago
  • $138k - $197k

    Plan the formal verification strategy, create the properties and constraints for the digital design blocks.Utilize formal property verification...  ...'s degree in Electrical Engineering, Computer Engineering, Computer...  ...Formal, Questa Formal, 360-DV).Preferred qualifications:... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $120k - $225k

     ...Job Description Job Description We’re hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs...  ...at Mythic: At Mythic, our Design Verification (DV) team is central to ensuring the correctness and reliability... 

    Mythic

    Palo Alto, CA
    10 days ago
  •  ...semiconductors where AI can design and create beyond human cognitive...  ...design by combining deep verification expertise with modern AI systems...  .... As a Senior Verification Engineer, your role isn’t just verifying...  ...AI models into existing DV environments. Contribute to... 

    Voltai

    Palo Alto, CA
    9 days ago
  • $163k - $237k

    Define and drive the formal verification sign-off approach across complex IP and SoC designs, utilizing advanced formal techniques.Architect, develop, and deploy...  ...metrics.Guide logic designers and verification engineers to effectively incorporate formal methods into their... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $120k - $212.5k

     ...years ahead in AI quality and availability. We build the full stack—from silicon and rack design through compilers, kernels, and ML models. We are seeking a Formal Verification Engineer to bring rigorous mathematical guarantees to our hardware and software at every layer... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    Shift work

    MatX

    Mountain View, CA
    4 days ago
  • $120k - $275k

     ...workloads for AGI. MatX is seeking silicon micro-architects and design engineers to join our team as we create best-in-class silicon for high-...  ..., and package-level functionality.Work across Top-level DV, Palladium emulation, lab validation, and package validation to... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $163k - $237k

    Lead CAD methodology engineers to provide support for chip Design Verification (DV) teams, and manage and mitigate support issues for tool flows.Partner with chip project teams to influence and standardize methodology across functional areas and geography.Perform or guide... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  •  ...systems and semiconductors where AI can design and create beyond human cognitive limits...  ...correctness using model checking, property verification, and equivalence analysis. You’ll...  ...research teams to develop hybrid formal engines that reason about AI‑generated hardware... 

    Voltai

    Palo Alto, CA
    1 day ago
  • $190k - $230k

     ...ultra high-speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works for silicon.Develop and implement verification strategies, detailed tests and coverage plans based on micro-... 

    Cerebras Systems

    Sunnyvale, CA
    3 days ago
  • $135k - $155k

     ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    3 days ago
  •  ...Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to...  ..., multi‑site environmentAbility to mentor and guide junior DV engineersACADEMIC CREDENTIALSBachelor’s Degree in Electrical... 

    AMD

    Santa Clara, CA
    18 hours ago
  • $102.1k - $202.2k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s...  ...within SCHIE is responsible for design, development, manufacturing and packaging...  ...infrastructure.We are looking for a Design Verification Engineer to join our team.#SCHIE #CSME... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    1 day ago
  •  ...Employment Type: Full TimeIndustry: Computer SoftwareClient: WiproContact: Meghana GorusuCompany: SRI Tech SolutionsJob Title:Design Verification EngineerLcation: Sunnyvale CA /Redmond WA/ Austin TX Onsite (Hybrid) Role NO Remote AllowedKey Responsibilities:NO 18+ yrs... 
    Full time
    For contractors
    Remote work

    SRI Tech

    Sunnyvale, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This...  ...in development and deployment of agentic AI frameworks for DV workflows such as stimulus generation, regression triage, debug... 
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $120k - $250k

     ...ahead in AI quality and availability. MatX is seeking silicon verification engineers to join our team as we create best-in-class silicon for high...  ...closure towards various silicon milestones including design freeze and tapeoutWho You AreConcept-to-silicon experience in... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    3 days ago
  •  ...Coverage collection and closure Working with cross functional teams (DV/Arch/Design/FW) to identify coverage scope Minimum Qualifications: 2-3 year of experience in RTL Design and Verification area of which 2+ years of experience in SoC Design Verification and HW/SW... 
    Internship

    Intelliswift

    Menlo Park, CA
    3 days ago
  • $165k - $241.4k

     ...provides a unique experience for ASIC engineers by combining the resources offered by a...  ...provide.Your Impact Participate in the ASIC design verification for Cisco high-end switching products....  ..., and top-level Design Verification (DV) environment infrastructureDevelop... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $164.47k - $311.89k

     ...Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...teams. This position requires strong technical depth in DV methodologies, protocol verification, and memory subsystem... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $119.8k - $234.7k

     ...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud...  ...achieve this goal, the AI Silicon Engineering (AISiE) SoC Design Verification team is instrumental in defining and delivering operational... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    3 days ago
  • $175k - $280k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    3 days ago
  • $163k - $237k

    Verify designs using verification techniques and methodologies.Work cross-functionally to debug failures and verify the functional correctness...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field,... 
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $119.8k - $234.7k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s...  ...within SCHIE is responsible for design, development, manufacturing and packaging...  ...are looking for a Senior Silicon Design Verification Engineer to join the team.#SCHIE #CSMEResponsibilitiesThe... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    3 days ago
  • $141.91k - $200.34k

    Job Details:Job Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to verification...  ..., bug triage, and closure; contribute outside strict DV boundaries when needed- Analyze simulation failures, root-... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  •  ...joining us to collaborate, contribute, and revolutionize AI silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will... 
    Work at office

    Baidu

    Sunnyvale, CA
    1 day ago
  • $136k - $218.5k

     ...NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems that qualify...  ...we operate.Collaborate with ASIC designers, verification engineers, firmware...  ...gains outside your core RTL or DV tasks.Strong curiosity about how complex... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $127.63k - $191.2k

     ...and lead. Your Team, Your ImpactMarvell Central CAD Engineering is building a new AI-integrated verification design environment, and this role sits at its core. A...  ...of that framework and put them in the hands of the DV engineers who depend on them every day. It is hands... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification (DV) Engineer. Be the first to apply!