Senior Silicon Design Engineer: ASIC/SoC Verification & RTL
Advanced Micro Devices Inc
Advanced Micro Devices, Inc. is seeking a talented engineer to research, design, and develop electronic components and systems for semiconductor manufacturing. The position involves leading ASIC development, determining architecture design, and collaborating with cross-functional teams. The ideal candidate should possess a Master’s degree in Computer Engineering and has minimum four years of experience in related roles. Skills in hardware verification, chip design methodologies, and programming in Verilog or C++ are essential for candidate success. This role ensures impactful contributions to AMD’s innovative culture. #J-18808-Ljbffr Advanced Micro Devices, Inc.
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Silicon Design Engineer: ASIC/SoC Verification & RTL in Folsom, CA vacancy
- Advanced Micro Devices is seeking a SMTS Silicon Design Engineer in Folsom, California. The successful candidate will engage in designing and... ...projects, and candidates should be proficient in hardware verification, various design methodologies, and programming languages....Senior
$146k - $297k
...Micron Technology, Inc. is seeking a SoC Design Engineer to design and develop next-generation... ...die. You will work with architecture, verification, and product teams to ensure high-performance... .... The role requires collaboration on RTL design, integration of IPs, and...Senior$190.61k - $311.89k
## Lead Senior Design Engineer – AI SoC DevelopmentApplylocations: US, California... ...transfer level (RTL) coding, and... ...Working closely with verification teams, you'll review... ...equivalence checks• Drive silicon bring-up and post-... ...implementation for ASIC/SoC development**...SeniorLocal areaShift workIntel
Folsom, CA3 days ago- Micron Technology is looking for a SoC Design Engineer in Folsom, California, to contribute to next-generation HBM SoC logic die development. The role involves designing and implementing RTL for SoC-level blocks, collaborating with multi-functional teams, and participating...Senior
- ...in Folsom, California, is seeking a Lead Senior Design Engineer to oversee the development of SoC designs for cutting-edge AI applications. The position requires expertise in RTL coding and strong collaboration with verification teams to ensure comprehensive coverage while...Suggested
- ...a hands-on technical role focused on RTL build and IP integration in the Heterogeneous... ...Group. This position involves designing RTL for SoC-level components and collaborating with... ...bachelor’s or master’s degree in electrical engineering or a related field with a minimum of 1...
- As a SoC Design Engineer, you will be part of the Heterogeneous Integration... ...closely with architecture, verification, physical design, firmware,... ...Responsibilities Design and implement RTL for SoC‑level blocks and... .... Assist with pre‑silicon validation and post‑silicon...Local areaNight shift
$146k - $297k
Role Overview As a SoC Design Engineer in the Heterogeneous Integration Group... ...with architecture, verification, physical design, firmware,... ...Responsibilities Design and implement RTL for SoC‑level blocks and... ...infrastructure. Assist with pre‑silicon validation and post‑silicon...Full timeLocal areaNight shift$177k - $334k
SoC Physical Design Engineer In the Heterogeneous Integration Group (HIG), the engineer drives advanced... ...GDSII, collaborating closely with RTL design, verification, DFT, IP providers, packaging/... ...reviews) and contribute to post‑silicon debug by correlating silicon behavior...SeniorLocal areaNight shift$164.47k - $232.19k
...Revolution. Intel’s AI SoC organization... ...If you are an engineer with strong... ...You’ll Do As an RTL Design Engineer, you’... ...Working closely with verification teams, you’ll... ...Support silicon bring‑up and post... ...Collaborate with senior engineers to... ...implementation for ASIC/SoC development...Local areaImmediate startShift work$153.5k - $310.5k
## Sr. ASIC Design EngineerApplylocations: Roseville, California... .... At HPE Networking Silicon group, we push the... ...coverage/SVA to help verification catch corner case bugs... ...and fix timing in RTL to meet the frequency... ...guidance to new college-grad engineers and interns.**...SeniorWork experience placementWork at office$146k - $309k
...HBM SoC Physical Design Engineer As a SoC Physical Design Engineer in the Heterogeneous Integration... ...GDSII. You will work closely with RTL design, verification, DFT, IP providers, packaging/... ...signoff reviews) and contribute to post‑silicon debug by correlating silicon...Full timeLocal areaNight shiftMicron Technology
Folsom, CA2 days ago- Intel Corporation is seeking an experienced engineer in Folsom, California, to develop logic design and RTL coding necessary for mixed signal and high-speed IPs. The ideal candidate will possess a strong background in Computer Science or Engineering and have expertise in...Senior
$141.91k - $269.1k
**Welcome!**.Senior CPU Core Physical Design Engineer page is loaded## Senior CPU Core Physical... ...custom CPU designs from RTL to GDS to create a design... ...analysis.* Conducts verification and signoff including formal... ...:## Business group:Silicon and Platform Engineering...SeniorInternshipLocal areaImmediate startShift work$122.44k - $232.19k
Intel is looking for an experienced engineer in Folsom, California, to develop RTL design for mixed signal and high-speed IPs. The role requires collaboration across teams and offers significant responsibilities including architecture definition and IP integration support...Senior$122.44k - $232.19k
...Develops the logic design, register transfer level (RTL) coding, and... .... Reviews the verification plan and implementation... .... Supports SoC customers to... ...or Computer Engineering or Electrical Engineering... ...with pre-silicon and post-... ...methodologies), Custom ASIC (leveraging...InternshipLocal areaImmediate startShift work- Intel is seeking an experienced RTL Design Engineer located in Folsom, California. The role involves developing logic design, RTL coding, and performing quality checks across various aspects of design. Candidates are expected to have a Bachelor’s degree in Electrical Engineering...
$105.65k - $200.34k
GPU Design Verification Engineer - Intel Join Intel's Graphics IP team as a GPU Design Verification Engineer... ...and resolve failing tests in the pre‑silicon environment, root cause issues, and... ...measures. Collaborate with architects, RTL developers, and physical design teams...Local area- Micron Technology in Folsom, California is seeking a SoC Physical Design Engineer to drive advanced HBM SoC implementations from netlist to GDSII. You will collaborate closely with various teams to ensure optimal physical design and successful tapeout execution. The ideal...Senior
- ...Packard Enterprise Development LP in Roseville, California, is looking for a Sr. ASIC Design Engineer. The role involves designing high-speed ASICs, collaborating with teams on verification and physical design, and mentoring junior engineers. Candidates should possess a...Senior
$153.5k - $310.5k
Hewlett Packard Enterprise Development LP is seeking an ASIC Senior Verification Engineer in Roseville, California. You will provide technical expertise and lead project teams in VLSI design and development, ensuring compliance with standards while mentoring less experienced...Senior$153.5k - $310.5k
...Senior ASIC Verification Engineer This role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work...SeniorWork experience placementWork at officeLocal areaImmediate startHewlett Packard Enterprise Development LP
Roseville, CA5 days ago- ...Design Verification Engineer MAHIN-JOB-35440 Location: Folsom, CA, About the Role and Job: Design Verification Engineer (8-15 Years Experience... ...and resolve issues efficiently. Conduct full-chip and SoC simulations to validate design functionality and...Full time
Keylent Inc
Folsom, CA3 days ago $191k - $334k
Senior Member of Technical Staff - AI‑Optimized... ...to lead SoC microarchitecture design for high‑performance... ...) and set verification requirements. Define... ...Experience with RTL design and... ...Science, Computer Engineering, Electrical Engineering... ...delivering silicon‑demonstrated SoC...SeniorFull timeLocal area$153.5k - $310.5k
ASIC Senior Verification EngineerThis role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office.**Who We Are:**Hewlett... ...and leads project teams of Electronic and VLSI engineers and internal and outsourced development partners...SeniorWork experience placementWork at officeLocal area$67k - $170k
Design and Verification Engineer The Design and Verification Engineer plays a key role in verifying and developing advanced memory technologies. Responsibilities... ...test (DFT) methodologies for memory products. Exposure to RTL verification, static timing analysis (STA), or timing-...Full timeLocal area- Hobbsnews is seeking a Senior ASIC Verification Engineer in Roseville, California. This role involves designing and developing VLSI components while leading project teams and ensuring compliance with technical guidelines. Qualified candidates will have over 10 years of...Senior
- Micron Technology is seeking a SoC Architecture and Design Engineer in Folsom, CA. In this role, you will be responsible for architecting, designing, and integrating next-generation HBM SoC logic die. The ideal candidate will work closely with various teams to deliver...Senior
- Intel Corporation is looking for a motivated SoC Debug / Post‑Silicon PnP Validation Engineer in Folsom, California. This position involves performance validation, low-level debug tasks, and complex analysis at the SoC level for Intel products. Candidates should hold a...
$105.65k - $200.34k
...Role Intel is seeking a motivated and detail-oriented SoC Debug / Post‑Silicon PnP Validation Engineer to join our Silicon Architecture diverse team, where... ...analytical techniques. Develop and implement innovative design for debug (DFD) tools, automation scripts, and...Work experience placementLocal areaShift work
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Silicon Design Engineer: ASIC/SoC Verification & RTL. Be the first to apply!
Related searches
- senior product design engineer Folsom, CA
- new product engineer Folsom, CA
- rtl design engineer Folsom, CA
- soc design engineer Folsom, CA
- semiconductor product engineer Folsom, CA
- ic design engineer Folsom, CA
- design engineer Folsom, CA
- senior fpga design engineer Folsom, CA
- senior software design engineer Folsom, CA
- data center design engineer Folsom, CA