Senior Physical Design Engineer — 2nm/3nm/5nm, Cadence & TCL
Broadcom
A leading technology company in San Jose is looking for a skilled Physical Design Engineer to implement challenging designs in advanced technology nodes. The perfect candidate will have at least 6 years of experience with an MSEE/MSCS or 8 years with a BSEE/BSCS, expertise in Cadence Innovus/Atop, and strong scripting skills in TCL and Python. The role demands close collaboration with designers and experience in various physical design tasks like floorplanning and tape-out. A competitive salary and comprehensive benefits await the right candidate. #J-18808-Ljbffr Broadcom
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Physical Design Engineer — 2nm/3nm/5nm, Cadence & TCL in San Jose, CA vacancy
- ...We are seeking a Senior/Staff Physical Design Engineer with deep expertise in top-level... ...for advanced-node SoCs (5nm / 3nm / 2nm). The ideal candidate will... ...Optimization Tools Cadence Innovus Synopsys Fusion... ...nm ~2nm Scripting Tcl Python Perl...Suggested
7Rays Semiconductors
San Jose, CA5 days ago - ...seeking a highly experienced Senior/Staff Physical Design Engineer specializing in Top-Level... ...-node SoC designs (5nm / 3nm / 2nm). The ideal candidate will... ...Tools Ansys RedHawk-SC Cadence Voltus Equivalent EMIR... ...Additional Skills Tcl / Python / Perl scripting...Suggested
7Rays Semiconductors
San Jose, CA5 days ago - ...Job Title: Senior Physical Design Engineer (MULTIPLE OPENINGS) Salary Range : $216,091-218,000... ...standard formal verification tools such as Cadence Conformal or Synopsys Formality.... ...and maintain automation scripts using TCL, Perl, and Python to improve physical...Senior
Neetha Consulting LLC
Cupertino, CA1 day ago $140k - $170k
Credo is engineering the future of high-speed connectivity... ...Cables (AECs) all designed for maximum performance... ...About the Role As a Senior Physical Design Engineer, you will... ...pressure. Experience with 5nm and lower technology... ...EDA tools such as Cadence Innovus and Synopsys Fusipn...SeniorLocal area- A tech-focused company in San Jose is seeking exceptional Physical Design engineers to own block-level implementation and verification. Responsibilities include driving timing closure and PPA optimization, collaborating with RTL Designers, and supervising design flow improvements...Senior
$178k - $389k
Micron Technology, Inc in San Jose, California, is seeking a Physical Design Engineer to lead the full physical design flow for high-speed... ...over 8 years of physical design experience, proficient in Cadence Innovus and Tempus, with a strong background in static timing...Senior$108k - $167.5k
As a Senior Physical Design Engineer, you will be responsible for the physical design implementation PnR run, Performance/Power/Area (PPA) comparison... ...comparison tables using scripting language such as TCL, Python, Perl and Shell. Minimum Qualifications Master’s degree...SeniorInternshipWork at officeFlexible hours- Etched.ai, Inc. is seeking a Physical Design Engineer to oversee block-level implementation and verification while optimizing design flows in San... ...5-10+ years’ experience in physical design and skills with Cadence and Synopsys tools. Benefits include medical coverage, a...SeniorRelocation package
$120k - $192k
...position you will use your physical design expertise to do physical implementation... ...of challenging designs in 2nm/3nm/5nm technology nodes. The person... ...and must be able to write TCL script to perform custom/... ...8+ years) Expertise in Cadence Innovus/Atop physical design...Local area- ...leading technology company located in San Jose is seeking a Physical Design Methodology CAD Engineer. In this role, you'll tackle physical design challenges... ...and 10 years of industry experience, proficient in Tcl, Python, or Perl, and has hands-on knowledge of CAD flow...Senior
$120k - $192k
A leading technology company in San Jose is looking for a Physical IC Design Engineer to drive next-gen AI and ML ecosystems. The role requires 8+ years of experience and a Bachelor's degree in Electrical or Electronics Engineering. Responsibilities include execution of...Senior$153.5k - $310.5k
## Sr. ASIC Physical Design EngineerApplylocations: San Jose, California, United States of Americatime... ...:**As a block-level Physical Design Engineer, you will contribute to all phases of... ...in writing Linux shell scripts in Perl, TCL, and Python.* Real chip tapeout experience...SeniorWork experience placementWork at office2 days per week$116k - $246k
...than ever.As a Sr. or Staff Design Engineer in the NVE Design Engineering... ...in semiconductor and device physics and analog/mixed-signal circuit... ...skills in Python (plus Bash/Tcl a bonus), and comfort working... ...and VerilogFamiliarity with Cadence design, LVS/DRC tools (a plus...SeniorFull timeLocal areaImmediate start$120k - $220k
...will fundamentally change the design, economics, manufacturing... ...a highly experienced Senior Physical Design Engineer to join our ASIC implementation... ..., flows, and automation in Tcl/Python • Work with foundry... ...SoCs • Deep expertise in Cadence Innovus, with broad familiarity...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shift- A leading semiconductor company in San Jose is seeking a Senior Physical Design Engineer responsible for the physical design implementation, performance optimization, and design verification. You will work on advanced process nodes and utilize scripting for CAD development...SeniorWork at office
$2,000 per month
...investors and staffed by leading engineers, Etched is redefining the infrastructure... ...Etched is looking for exceptional Physical Design engineers to join our team. In... ...on advanced process nodes (5nm and below) Experience with Cadence (Innovus, Genus) or Synopsys (ICC2...Work at officeRelocation package$209k - $250k
...Overview As an Astera Labs Principal Physical Design Engineer (STA) you will play a crucial role in... ...(7nm or below). ~ Proficiency with Cadence and/or Synopsys physical design/STA... ...toolchains. ~ Strong scripting ability (Tcl, Python, Perl). ~ Ability to work...Full timeFlexible hoursAstera Labs
San Jose, CA17 hours ago$110k - $160k
Are you a highly motivated and skilled Physical Design Engineer with at least 3 years of industrial... ...automation scripts and dashboards using TCL, Python, CSH, and other scripting languages... ...ICC2, DC, Primetime, StarRC, ICV) and Cadence (e.g., Innovus, Virtuoso, SimVision)....Internship$209k - $250k
...at . As an Astera Labs Principal Physical Design Engineer (STA) you will play a crucial role in... ...designs to production. Experience with Cadence and/or Synopsys physical design tools/... ...blocks. Good scripting skills in tcl, python, or Perl. Preferred...Full timeFlexible hoursAstera Labs
San Jose, CA17 hours ago$110k - $176k
Teradyne is seeking a Senior PCB Design Engineer in San Jose, CA. You will lead PCB design from concept to manufacturing for high-performance automated... ...7+ years of PCB layout experience, proficiency in Cadence tools, and deep knowledge of high-speed design techniques....Senior$154.84k - $232.26k
Staff Physical Design Engineer page is loaded## Staff Physical Design Engineerlocations: US, CA, San... ...nodes.You will work extensively with **Cadence digital implementation tools** and **Siemens... ...* Automate design flows and develop **Tcl/Python scripts** to enhance PnR...Permanent employmentFull timeWork at officeDay shift$160k - $195k
...Discover more at . As an Astera Labs Physical Design Engineer (Place & Route) to play a crucial... ...designs to production. Experience with Cadence and/or Synopsys physical design tools/... ...blocks. Good scripting skills in Tcl, Python, or Perl. Nice to Have...Full timeFlexible hoursAstera Labs
San Jose, CA17 hours ago- A high-speed connectivity firm in San Jose is seeking a Senior Physical Design Engineer. This role involves managing all aspects of physical design for SoC projects, focusing on optimization and methodology development. The ideal candidate has over 10 years of experience...Senior
$132k - $207k
...Are you a Mask Layout Design Engineer who is seeking an outstanding opportunity... ...? We are looking for a Senior Mask Layout Design Engineer... ...mask designers. Perform physical layout for digital and mixed... ...micron CMOS technologies using Cadence tools You'll work with...SeniorRemote workNVIDIA
Santa Clara, CA5 days ago$120k - $165k
...technology through expertise in physical design, memory design, analog... ...industry. As a Senior Circuit Design Engineer, you will leverage TSMC's... ...delivering product tapeouts below 5nm. Deep expertise in high-speed... ...and automation (Perl, TCL, Python) is highly advantageous...SeniorFull timeWork at office- ...collaborative Silicon Engineering leader with strong technical... ...will lead a team of design engineers to deliver... ...Spyglass, Questa CDC, Cadence Conformal, VCS simulation... ...and islands using UPF. TCL, Python, Perl scripting... ...medical condition, mental or physical disability, national...Senior
$150k - $180k
Piper Companies is seeking a Senior Substrate Layout Designer who will be responsible... ...Responsibilities Lead the end-to-end physical layout of high-density,... ...teams. Proficiency in Cadence Allegro APD and AutoCAD.... ...’s degree in Electrical Engineering or equivalent experience....SeniorRemote work- ...We are seeking a Physical Design contractor with strong synthesis and implementation expertise to support large, timing-critical designs... ...technology nodes. Key Responsibilities: Perform synthesis using Cadence Genus for large, timing-challenged designs Drive PPA (...For contractors
7Rays Semiconductors
San Jose, CA4 days ago $93k - $198k
## Sr Design EngineerSan Jose, California, United States... ...SummaryAs a Sr. Design Engineer in the NVE Design... ...semiconductor and device physics and analog/mixed-signal... ...skills in Python (plus Bash/Tcl a bonus), and comfort... ...* Familiarity with Cadence design, LVS/DRC tools (...SeniorFull timeLocal areaImmediate start$150k - $220k
...fundamentally change the design, economics,... ...We are seeking a Senior ASIC Design Engineer to join our processor... ...coordination with the physical design team · Participate... ...(e.g., Synopsys VCS, Cadence Xcelium, Mentor Questa... ...languages (e.g., Python, Tcl, Perl) for design...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shiftE-Space
Saratoga, CA27 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Physical Design Engineer — 2nm/3nm/5nm, Cadence & TCL. Be the first to apply!
Related searches
- design assurance engineer San Jose, CA
- mechanical product design engineer San Jose, CA
- staff design engineer San Jose, CA
- senior product design engineer San Jose, CA
- chief design engineer San Jose, CA
- senior physical design engineer San Jose, CA
- product engineering manager San Jose, CA
- industrial design engineer San Jose, CA
- asic digital design engineer San Jose, CA
- new product engineer San Jose, CA