Sr. ASIC Physical Design Engineer
$153.5k - $310.5kHewlett Packard Enterprise Development LP
- # Sr. ASIC Physical Design EngineerApplylocations: San Jose, California, United States of Americatime type: Full timeposted on: Posted Yesterdayjob requisition id: 1206514Sr. ASIC Physical Design EngineerThis role has been designed as ‘Hybrid’ with an expectation that you will work on average 2 days per week from an HPE office.**Who We Are:**Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.**Job Description:**As a block-level Physical Design Engineer, you will contribute to all phases of physical design from RTL to the delivery of our final GDSII. Your responsibilities include:**Responsibilities:*** Implement physical design at the large SoC block level from RTL to GDSII, creating a design database ready for manufacturing.* Interact with IP vendors to understand IP integration requirements and integrate all blocks, IPs, and sub-chips at a large SoC level.* Collaborate with the packaging team on Microbump/Probe Bump/Bump/Pad placement.* Build block level floorplan, including block pins, macro placement and alignment, power grid, etc.* Develop the block-level clock network and clock structure in collaboration with clock experts.* generating block/chip-level static timing constraints.* Arrange, analyze, and optimize feedthrough and repeaters among all blocks* Perform block-level place and route, including custom place & route, ensuring the design meets timing, area, power constraints, and all sign-off criteria.* Generate and implement ECOs to fix timing, signal integrity, EM/IR violations, PV, and complete formal verification.* Integrate DFT into physical design, ensuring alignment with overall test strategies and manufacturing requirements.* Run Physical Design verification flow at chip/block level, fixing LVS/DRC/ERC/ANT violations.* Collaborate closely with architecture, frontend design, DV, and package teams to ensure cohesive design implementation and successful project tapeouts.**Minimum Qualifications:****Education:*** BS degree in electrical engineering, computer engineering, or a related field with 3+ years of experience in block or full-chip physical design, or* MS degree in the above fields with 2+ years of related experience.**Technical Expertise:*** Deep design experience in large SoC designs, including IP integration.* Extensive knowledge and practices in Physical Design, including physically aware synthesis, floor-planning, place & route, CTS, and repeater/feedthrough.* Experience in implementing power-grid and clock network at block level.* Knowledge of basic SoC architecture and HDL languages like Verilog to work with the logic design team for timing fixes.* Experience in physical design verification to debug LVS/DRC/ERC/ANT issues at chip/block level.* Experience in custom place and route.* Exposure to 2.5D/3D packaging is preferred.* High performance and large chip design experience is preferred.* Exposure to DFT is preferred.* Proficiency in writing Linux shell scripts in Perl, TCL, and Python.* Real chip tapeout experience in 7nm and/or below with a successful signoff track record.* Self-motivated with strong problem-solving and debugging skills.* Ability to work effectively in a dynamic group environment.**What We Can Offer You:****Health & Wellbeing**We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.**Personal & Professional Development**We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.**Unconditional Inclusion**We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.**Let's Stay Connected:**Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.#unitedstates### ### **Job:**Engineering**Job Level:**TCP\_04 "The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level. – United States of America: Annual Salary USD 153,500 - 310,500 in California The listed salary range reflects base salary. Variable incentives may also be offered."
- J-18808-Ljbffr Hewlett Packard Enterprise Development LP
Vacancy posted 17 hours ago
Similar jobs that could be interesting for youBased on the Sr. ASIC Physical Design Engineer in San Jose, CA vacancy
$170k - $230k
...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy...SeniorPermanent employmentFull timeTemporary workWorldwideWeekend workSpacex
Sunnyvale, CA17 hours ago$120k - $192k
Broadcom Inc. is seeking a dedicated ASIC Implementation Engineer to join their team in San Jose, California. This role involves responsibilities such as Physical Design, Verification, and Timing Closure. Candidates must have a Bachelor’s degree in Electrical or Electronics...Senior$120k - $220k
E-Space is looking for an experienced Physical Design Engineer to lead complex ASIC and SoC designs. With a focus on innovative satellite technology, you'll work with cutting-edge tools like Cadence Innovus. The role requires a minimum of 8 years of experience in physical...Senior- ...your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU.... ...will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first‑pass silicon success. THE PERSON:...Senior
- A tech-focused company in San Jose is seeking exceptional Physical Design engineers to own block-level implementation and verification. Responsibilities include driving timing closure and PPA optimization, collaborating with RTL Designers, and supervising design flow improvements...Senior
- Etched.ai, Inc. is seeking a Physical Design Engineer to oversee block-level implementation and verification while optimizing design flows in San Jose. Ideal candidates will have 5-10+ years’ experience in physical design and skills with Cadence and Synopsys tools. Benefits...SeniorRelocation package
- ...your career. THE ROLE You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU.... ...will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success. THE PERSON...SeniorNight shift
- ...terrific benefits and exceptional 401k! The Mission StaffRight Associates is recruiting to identify a high-caliber ASIC Physical Design Engineer to spearhead the structural realization of next-generation System-on-Chip (SoC) architectures. This role is not...Permanent employmentFull time
StaffRight Associates - Recruitment & Staffing
San Jose, CA1 day ago - ...seeking a highly skilled and experienced ASIC Design Engineer to join our ASIC design team. The role... ...based on seniority level (Sr., Staff, Sr. Staff). You will own critical... ...Collaborate with verification, DFT, physical design, and architecture teams. Contribute...Senior
SK hynix memory solutions America Inc.
San Jose, CA6 days ago - Cisco Systems, Inc. seeks an ASIC Design Engineer to join the Silicon One team in San Jose, California. This role involves developing methodologies... ...for static timing analysis and collaborating with the Physical Design team to ensure design accuracy. Ideal candidates will...Senior
$136k - $212.75k
...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible... .... The team collaborates with the front design team to understand the clocking requirements... ...and back end team to help craft the physical floorplan of the chip. The team explains...SeniorWork experience placement$150k - $250k
...Job Description Job Description Senior ASIC Design Engineer Job Title: Senior ASIC Design Engineer Job Location: Santa Clara, CA or... ...and providing reasonable accommodation to individuals with physical and mental disabilities. Individuals needing special assistance...SeniorOngoing contractLocal areaVisa sponsorshipRelocation packageCyberCoders
Santa Clara, CA2 days ago$200k - $220k
...semiconductor startup based in California is seeking a Staff/Senior Staff Physical Design Engineer to drive full-chip implementations and meet PPA targets. This role requires 8-12 years of experience in ASIC physical design, specializing in tools like Synopsys ICC2 and...Senior$200k - $220k
A semiconductor startup in California is seeking a Staff/Senior Staff Physical Design Engineer to lead physical design implementations. The role requires 8-12 years of experience in ASIC design, with a focus on timing, power, and area optimizations. Candidates should have...Senior- ...leading technology company in California is seeking a Senior Physical Design Integration Engineer to handle CPU design implementation and optimization. The... ...proven leadership skills and extensive experience in ASIC design, with at least 12 years of relevant work history....Senior
- ...networks. Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography... ...ASIC team can provide. Your Impact Participate in the ASIC design verification for Cisco high-end switching products. Architect...Senior
$200k - $220k
Staff / Senior Staff Physical Design Engineer Bolt Graphics is a semiconductor startup based in Sunnyvale, CA building the fastest and most efficient... ...Engineering or related field 8-12 years of experiencein ASIC physical design Proven experience infull-chip or large...Senior$256.05k - $361.48k
# **Welcome!**## .Senior Physical Design Integration Engineer page is loaded## Senior Physical Design Integration Engineerlocations: US, California, Folsom... ...and performance Experience in: Logic Design, VLSI/ASIC Design, Computer Architecture Current Industry Experience...SeniorWork experience placementLocal areaImmediate startFlexible hoursShift work$135k - $165k
...requirements. Discover more at . As an Astera Labs Senior/Staff Physical Design Engineer you will play a crucial role in overseeing the planning,... ...the design of Astera Labs' portfolio of connectivity ASICs used in the world's leading cloud service providers, server...SeniorFull timeFlexible hoursAstera Labs
San Jose, CA17 hours ago$178k - $389k
Micron Technology, Inc in San Jose, California, is seeking a Physical Design Engineer to lead the full physical design flow for high-speed interface chips. You will be responsible for defining and implementing full-chip floorplans, executing place and route, and ensuring...Senior- AMD is seeking a Senior ASIC Design Engineer to join their Silicon Design team in San Jose, California. You will be responsible for the complete RTL design lifecycle of cutting-edge embedded products, ensuring timing closure and managing complex IP design. The ideal candidate...Senior
- A leading semiconductor company seeks a Technical Staff Engineer-Design to provide technical leadership for their Enterprise Flash Controller product line, focusing on ASIC/SoC design. The ideal candidate should have over 12 years of experience, strong knowledge in PCIe...Senior
- Advanced Micro Devices is seeking a Senior ASIC Design Engineer in San Jose, CA. In this role, you will be responsible for designing and developing innovative IPs for next-generation embedded products. You will oversee the complete RTL design lifecycle, ensuring high-quality...Senior
- A leading technology company in San Jose is looking for a skilled Physical Design Engineer to implement challenging designs in advanced technology nodes. The perfect candidate will have at least 6 years of experience with an MSEE/MSCS or 8 years with a BSEE/BSCS, expertise...Senior
$136k - $264.5k
NVIDIA Corporation is seeking a Senior Physical Design Engineer located in Santa Clara, California. The successful candidate will drive physical design and timing, partner with mixed signal teams, and perform physical verification checks. Candidates should possess a BS...Senior- Advanced Micro Devices in Santa Clara is looking for a skilled engineer to contribute to ASIC design for high-performance network chips. You'll work within the NTSG ASIC Design Team focusing on achieving first-pass silicon success through collaboration with architecture...Senior
$180k - $223k
A cutting-edge technology company in San Jose is seeking an ASIC Sr. Staff Engineer responsible for the design and debug of complex digital subsystems. The ideal candidate will have a BS or MS in Electrical Engineering and over 5 years of experience in ASIC design and...Senior- A leading technology company in Santa Clara is seeking an experienced Compiler Circuit Design Engineer to contribute to innovative ASIC design. In this role, you will drive the development of SRAM and register files, collaborate with compiler vendors, and integrate new...Senior
$120k - $192k
A leading technology company in San Jose is looking for a Physical IC Design Engineer to drive next-gen AI and ML ecosystems. The role requires 8+ years of experience and a Bachelor's degree in Electrical or Electronics Engineering. Responsibilities include execution of...Senior$181.1k - $318.4k
Apple Inc. in Sunnyvale, California is seeking a Wireless Design Engineer to join their wireless silicon development team. This role involves... ...specifications, and ensuring high performance low power ASIC designs. The ideal candidate should have at least a BS degree...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Sr. ASIC Physical Design Engineer. Be the first to apply!
Related searches
- senior software design engineer San Jose, CA
- data center design engineer San Jose, CA
- senior design verification engineer San Jose, CA
- soc design verification engineer San Jose, CA
- sr. product engineer San Jose, CA
- product engineering manager San Jose, CA
- digital design engineer San Jose, CA
- cad design engineer solidworks San Jose, CA
- catia design engineer San Jose, CA
- mechanical product design engineer San Jose, CA