Senior DFT Architect for Multi-Die SoC & Test Access
jobr.pro
jobr.pro is seeking an experienced Design-for-Test (DFT) Engineer to join their silicon engineering team in Mountain View, California. This pivotal role involves collaborating across DFT disciplines, implementing test access architecture for advanced multi-die packages, and ensuring high-quality, testable silicon to support their cutting-edge technologies. The ideal candidate will have extensive DFT experience, particularly with complex digital SoC/ASIC designs, and be adept at DFT flow development, as well as automation and verification processes. We offer competitive compensation and comprehensive benefits. #J-18808-Ljbffr jobr.pro
Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior DFT Architect for Multi-Die SoC & Test Access in Mountain View, CA vacancy
- Eridu Corp., a Silicon Valley hardware startup, seeks a senior EE to define the DFT architecture for a multi-chip SOC, encompassing test design functions such as Scan, BIST, Memory Repair, and advanced DFT techniques. You will work with a world-class engineering team,...Senior
$195k - $250k
Eridu, a Silicon Valley hardware startup, seeks an experienced engineer to define the DFT architecture for a multi-chip SOC, covering test design, SDC constraints, and ATPG. You will work with RTL and gate-level simulations and oversee high-coverage scan techniques, including...Senior- DensityAI is seeking an experienced Design-for-Test (DFT) Engineer to join our silicon engineering team in Mountain View, California. In this critical role, you will build and advance the DFT function, collaborating across various teams to ensure high-quality silicon. Ideal...Senior
- QFocus Technologies LLC seeks a Senior DFT Engineer to define, architect, and execute robust Design-for-Test strategies for high-performance SoCs/ASICs. You will collaborate with front-end, physical, verification, and product teams to maximize test coverage and yield. You...Senior
- QFocus Technologies in Sunnyvale, CA, is seeking a Senior DFT Engineer to define and execute robust Design-for-Test strategies for high-performance SoCs/ASICs, collaborating with front-end, physical design, verification and product teams. You will lead pre-silicon activities...Senior
- Eridu, a Silicon Valley-based hardware startup, seeks a senior DFT/ASIC engineer to shape the DFT architecture for a multi-chip SOC. You will work on synthesis constraints, LBIST, and advanced test methods in a fast-paced team. You will apply Verilog/SystemVerilog, deep...
- Hewlett Packard Enterprise Development LP in Sunnyvale, CA is looking for a seasoned engineer to develop test strategies and DFT solutions for ASICs and 2.5D SiPs. The ideal candidate will have over 15 years of experience, focusing on innovative designs with strong collaboration...Senior
- ...Mountain View, California, is seeking an experienced DFT Engineer specialized in architecture and verification for SoCs. The ideal candidate will have over 5 years of... ...a related field and have a deep understanding of test methodologies and fault models relevant to ASIC...Senior
$164.47k - $269.1k
...networking silicon. Our team architects next-generation... ...systems.We are seeking a Senior SoC Chiplet Architect to define... ...strategy for multi-generation, chiplet-based... ...chiplet partitioning, die-to-die (D2D) interconnect... ...consistent crashdump, telemetry access, and actionable...SeniorFull timeLocal areaImmediate startShift work$120k - $275k
...seeking silicon micro-architects and design... ...the verification, DFT, and physical design... ...functions with ASICs and SOCs from an architecture... ...Experience with testing your designs and working... ...of PCIe, HBM, DMA, Die-to-die subsystems.... ...position requires access to information that...Full timeWork experience placementWork at officeLocal areaRemote workMonday to FridayFlexible hours3 days per week- Ca One in Santa Clara, CA is seeking a seasoned DFT/ATPG engineer to lead advanced test solutions for SoC and ASIC designs. The role demands hands-on expertise in ATPG pattern generation, MBIST, and RTL-oriented fault analysis, with a focus on controllability, observability...Senior
$209.5k - $299.2k
...innovation. About the Role The DFT Architect at Altera is a senior technical authority responsible for... ...Altera’s most advanced FPGA, SoC, and multi‑die silicon platforms. This role sits at... ...standards, silicon debug, and production test optimization. You will partner...Local areaShift work191 Altera Corporation
San Jose, CA3 days ago- 191 Altera Corporation in San Jose, California is seeking a DFT Architect to lead next-generation DFT architecture for complex silicon platforms. This senior role requires expertise in DFT solutions, collaboration with cross-functional teams, and exceptional technical vision...Senior
- SpaceX is seeking a Principal DFT Engineer (Silicon Engineering) to lead the design‑for‑test efforts for Starlink ASICs. You will drive DFT architecture, scan insertion, memory and logic‑BIST, and work with RTL, gate netlists, and Siemens Tessent tools across cross‑functional...Senior
- A leading aerospace manufacturer seeks a Principal DFT Engineer to optimize DFT architectures for next-generation ASICs. The role involves... ...include leading DFT implementation, automation of testing processes, and ensuring design readiness. The position offers competitive...Senior
- United States Digital Space LLC is seeking a Principal DFT Engineer (Silicon Engineering) in Palo Alto to lead advanced DFT architectures... ...with cross-disciplinary teams. You will also develop automated test scripts using Perl, Python, Tcl, or C+, and work with Siemens...Senior
$192k - $278k
...integration and optimization of SoCs in the system.Lead Camera... ...-aware floorplanning, and multi-die heat dissipation.Experience... ...envelopes. Your focus will be architecting the SoC Thermal Budget and mitigation... ...and make it universally accessible and useful. Our team...WorldwideShift work$160k - $220k
A stealth-mode startup in California is seeking an experienced DFT Verification Engineer to ensure the functionality and quality of ASIC DFT logic. This role involves building verification environments, executing coverage plans, and collaborating with design engineers....$163k - $237k
Work with multi-disciplined and multi-site teams of DFT engineers, RTL, Physical Designer Engineers, SOC DFT and Product Engineering.Work on subsystem... ..., Memory Built-In Self-Test (MBIST) Architecture with... ...information and make it universally accessible and useful. Our team...SeniorWorldwide$152k - $241.5k
...Architecture Modeling group is looking for Architects, Functional Modeling Engineers, and... ...various architecture efforts across GPU/ SOC Architecture teams. A key part of NVIDIA'... ...align on customer-facing technologiesDevelop tests, test plans, and testing infrastructure for...SeniorFull timeWork experience placementShift work$152k - $241.5k
We are now looking for a Senior Hardware SoC Architect! Do you want to be a part of Artificial Intelligence Revolution? Would you like to work with... ...architects, designers, verification, Physical Design, Software, DFT, Security, Automotive Safety and others. You will be...SeniorFull timeWork experience placement$106.01 - $140.47 per hour
...Sr. Director-Principal Architect, you will set the architectural... ..., and growth. In this senior leadership role, you... ...(programs, test fits, design packages)... ...making within complex, multi-stakeholder environments... ...Department of Health Care Access and Information (HCAI)...SeniorHourly payFor contractorsWork at officeShift workNight shift2 days per weekLE0010 Stanford Health Care
Palo Alto, CA1 day ago$172.8k - $304.9k
...looking for an experienced SoC architect to work on the next generation... ...field 10+ years HW design, testing and commercialization... ...high‑caliber international/multi‑site team Preferred Skills... ...is committed to providing an accessible process. Upon request, reasonable...Work experience placementWork from home- SpaceX is seeking a Principal DFT Engineer (Silicon Engineering) to lead DFT architecture design for next-generation ASICs used in Starlink and space systems. You will collaborate with cross-disciplinary teams across systems, firmware, design, validation, and ASIC implementation...Senior
- Google's Mempath Architect role focuses on shaping the DRAM memory sub-system and controller architecture for consumer SoCs. You will unify sub-system and controller responsibilities to drive alignment, performance, and hardware-software co-design across teams. You will...Senior
- Value Innovation Labs is seeking an experienced DFT Engineer in Mountain View, CA to drive DFT flow, IP integration, and verification activities within complex SoCs. The role collaborates with synthesis and verification teams to leverage industry-standard DFT EDA tools...Senior
$191.53k - $286.9k
...top hyperscalers, system architects, and Marvell’s internal... ...technology teams.As a Senior Principal Memory... ...server or high-performance SoC designs.Soft Skills:Strong... ...across global, multi-disciplinary teams.Passion... ...This position may require access to technology and/or software...SeniorPermanent employmentInternshipWork at officeRemote workWork from home$142.8k - $274.8k
...importance. To achieve this goal, the AI SoC Development team is instrumental in defining... ...are looking for a Principal SoC Circuit Architect to join the team.ResponsibilitiesSoc... ...years thereafter.This role will require access to information that is controlled for export...Ongoing contractPermanent employmentWork at officeLocal areaWorldwide3 days per week- Apple Inc. in Cupertino is seeking a DFT engineer to contribute to the complete DFT solution for a design project. You will develop and... ...DV teams to verify implementations and ECOs, ensuring robust test coverage for silicon. The role requires B.S. plus 0 years of experience...
- ...seeking a highly experienced Server Product Architect with RISC-V product experience to define the architecture of a server SoC for demanding data-center workloads. You will... ...across CPU, memory, IO, power, RAS, security, and test. This role requires deep expertise in RISC-V...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior DFT Architect for Multi-Die SoC & Test Access. Be the first to apply!
Related searches
- senior lead project manager Mountain View, CA
- senior robotics software engineer Mountain View, CA
- senior devops engineer remote Mountain View, CA
- senior IT manager Mountain View, CA
- senior windows systems engineer Mountain View, CA
- senior researcher Mountain View, CA
- consultant senior consultant Mountain View, CA
- senior manager data science Mountain View, CA
- senior ui ux designer Mountain View, CA
- senior principal engineer Mountain View, CA