Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Graphics Cache Hierarchy Design Verification Engineer

$150.4k - $277.6k

Apple Inc.

Graphics Cache Hierarchy Design Verification Engineer

Santa Clara, California, United States Hardware

Do you love creating elegant solutions to highly complex challenges? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You’ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, you and your team will enable our customers to do all the things they love with their devices. The Graphics Cache Hierarchy Verification Engineer will be responsible for the pre-silicon RTL verification of graphics memory subsystem units including Caches, Memory Management Unit, Interconnects and Link interface units. This includes deep understanding of the micro-architectural details of their block and how it works within the broader GPU design. A strong computer architecture background, and a solid foundation in verification methodology is required.

Description

In this role you will:- Develop verification plans in coordination with design leads and architects.- Build and maintain portable verification test bench components and environments.- Generate directed and constrained random tests.- Run simulations and debug design and environment issues.- Create functional coverage points, analyze coverage, and improve test environment to target coverage holes.- Create automated verification flows for block verification.- Apply knowledge of hardware description languages (VHDL/Verilog) to verify complex designs.- Work with other block, memory subsystem and core level engineers to ensure seamless verification flow.

Minimum Qualifications

  • Experience in CPU or GPU architecture.
  • Experience with driving bring up and debug of complex designs.
  • Experience with verification languages such as SystemVerilog.
  • Experience with HDL simulators and waveform viewers.
  • BS + minimum of 3 years of experience.

Preferred Qualifications

  • Strong fundamental software and programming skills.
  • Experience with cache verification and memory subsystem testing highly desired.
  • Understanding of the Graphics Pipeline a plus.
  • Experience defining and executing unit level test plans.
  • Experience with common verification methodologies such as UVM.
  • Experience defining coverage space, writing coverage and coverage closure.
  • Experience with Perl, Ruby, Shell scripting, Makefiles.

The base pay range for this role is between $150,400 and $277,600, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

#J-18808-Ljbffr

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Graphics Cache Hierarchy Design Verification Engineer in Santa Clara, CA vacancy
  • Apple Inc. in Santa Clara, CA, is seeking a Graphics Cache Hierarchy Design Verification Engineer to lead pre-silicon RTL verification of graphics memory subsystems. The role involves designing verification plans, building test benches, and creating automated verification... 
    Suggested

    Apple Inc.

    Santa Clara, CA
    2 days ago
  • $105.65k - $149.15k

     ...Intel & Silicon ChassisIntel is seeking an Entry Level Design Verification Engineer for the Silicon Chassis team. In this role, you will...  ...Familiarity with standard bus protocols (AXI, AHB, PCIe) or cache/memory hierarchy concepts• Demonstrated project work (senior design,... 
    Suggested
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $184.7k - $324.8k

     ...Silicon Technologies group, you’ll help design and manufacture our next‑generation, high...  ...designed GPU. As part of the GPU Memory Hierarchy Design team, you’ll be responsible for crafting...  ...in one of the following areas: cache, memory subsystem, on‑chip interconnect network... 
    Suggested
    Relocation

    Apple Inc.

    Santa Clara, CA
    1 day ago
  • $130k - $280k

     ...Fields Testing & DV We are looking for talented Verification Engineers to expand our International Design Verification team. Qualifications Bachelor’s or Master...  ...GPUs or vector processing engines architecture Cache hierarchy and MMU architecture Cache coherency protocols... 
    Suggested
    Worldwide

    Tachyum

    Sunnyvale, CA
    3 days ago
  • $150k - $300k

    Working on high performance L2 Cache unit serving the needs of state-of-the art AI processing...  ...speed and low power processor pipeline designs / ASICs / SoCs and multi-core designs...  ...understanding of cache coherency protocols, cache hierarchy Logic design experience with state of... 
    Suggested
    Worldwide

    Tachyum

    Sunnyvale, CA
    3 days ago
  • $151k - $251.8k

     ...people around the world. Come build with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the verification of System IP, including coherent interconnects and caches. The ideal candidate will have a background in design verification,... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    6 days ago
  • $164.47k - $311.89k

     ...:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end...  ...and SoC-level verificationExperience in interconnects, caches, and memory subsystems, including multiple bus protocols such... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    6 days ago
  • $105.65k - $149.15k

     ...will be part for the Server SoC Design Validation team, working on...  ...to:Performs functional logic verification and emulation validation of...  ...electrical or computer science, Engineering or related field.Related...  ...of fundamental principles of cache coherency in multi-processor... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  •  ...silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The...  ...either one aspect (PCIe, Ethernet, HBM, GDDR, DDR, MMU, Cache).Familiar with C/C++.Formal Verification (Model Checking,... 
    Work at office

    Baidu

    Sunnyvale, CA
    4 days ago
  • $100k

     ...of all seniorities.Tenstorrent is looking for a Mid Core Design Verification Engineer to help verify the next generation of high-performance RISC...  ...including concepts such as pipelines, out-of-order execution, caches, load/store, branch prediction, or instruction scheduling.... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $141.91k - $200.34k

     ...Job Description: Job Description Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute...  ..., UCIe Preferred Qualifications - Understanding of cache coherency and memory consistency models - Experience with... 
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Santa Clara, CA
    21 hours ago
  • SiFive is looking for a Principal Design Verification Engineer to lead verification strategy and execution...  ..., and thresholds tied to L1/L2 cache and MSHR behavior. Drive verification...  ...hardware prefetch engine and the memory hierarchy, including DCache pipeline behavior,... 

    SiFive

    Santa Clara, CA
    2 days ago
  • $200k - $350k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC...  ...decode, load store, and the instruction, data and last level caches. Work with CPU and SoC architects to understand the... 
    Flexible hours

    Velaura

    Santa Clara, CA
    1 day ago
  • $150.4k - $277.6k

     ...of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality...  ...MIPI- Power management and fabric infrastructure- Memory cache management- Display Subsystem for variety of panels and products... 
    Relocation

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  •  ...across every market segment of chip design, including artificial intelligence,...  ...SiFive is looking for a Staff Design Verification Engineer to drive verification of high-performance...  ...with scalar pipeline and cache / memory hierarchy behavior. Develop and maintain robust... 
    Immediate start

    SiFive

    Santa Clara, CA
    2 days ago
  • $200k - $300k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC....  ...validationenvironments.Understanding of memory systems, interconnect fabrics, caches, DMA engines,processors, or accelerator architectures. ~... 
    Flexible hours

    Velaura AI, Inc.

    Santa Clara, CA
    3 days ago
  • $200k - $300k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next-generation Physical AI SoC...  ...• Understanding of memory systems, interconnect fabrics, caches, DMA engines, processors, or accelerator architectures.... 
    Flexible hours

    Velaura

    Santa Clara, CA
    5 days ago
  •  ...Job Title: SoC Design Verification Engineer Location: San Jose, CA Job Description: We are looking for a highly skilled...  ...validation Understanding of CPU architecture, memory hierarchy, NoC/interconnect Expertise in SystemVerilog/UVM + C... 
    Night shift

    SWITS DIGITAL Private Limited

    San Jose, CA
    5 days ago
  • $184.7k - $324.8k

     ...Design Verification Engineer Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas...  ...MIPI - Power management and fabric infrastructure - Memory cache management - Display Subsystem for variety of panels and... 
    Relocation

    Apple

    Cupertino, CA
    3 days ago
  •  ...Micro-Processor Design Verification Engineer Responsibilities (depends on the detailed assignment, the candidate may actually carry out a portion...  .... Preference for experience in Load Store Unit, Data Cache Unit, Level 2 Cache, CPU L1-L2 Memory Subsystem interaction... 

    Netpace

    Santa Clara, CA
    5 days ago
  • $231.44k - $282.88k

     ...tomorrow across every market segment of chip design, including artificial intelligence, machine...  ...Role SiFive is looking for a Principal Design Verification Engineer to lead verification strategy and execution for a scalable cache-coherent interconnect subsystem used in high... 
    Work experience placement

    SiFive, Inc.

    Santa Clara, CA
    1 day ago
  • $200k - $350k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC....  ...Familiarity with systolic arrays, tensor cores, attention, KV cache or mixture of experts hardware. Experience with PyTorch... 
    Flexible hours

    Velaura

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible...  ...ranging from consumer graphics to self-driving cars and...  ...Master’s Degree in Electrical Engineering, Computer Engineering or...  ...including RTL design and verification, DFT, and ECO.Strong... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...looking for a Senior Logic Design Engineer!As a member of our CPU Logic...  ...coherency and last-level and system caches, focusing on such tasks as...  ...timing closure, supporting verification and implementation. This...  ...lines ranging from consumer graphics to self-driving cars and the... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $237k - $296k

     ...Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will...  ...Deep understanding of Computer Architecture. Memory hierarchies (Cache, DMA, and DDR/HBM). Interconnect protocols (NoC -... 
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    5 days ago
  •  ...Cupertino, CA is seeking a Silicon Validation Software Engineer to validate CPUs, caches, and memory hierarchies on post-silicon platforms. You will write...  ...stress tests, analyze silicon data, and work with SoC design and product teams to root out bugs across voltage,... 

    Apple Inc.

    Cupertino, CA
    3 days ago
  • $150.4k - $277.6k

     ...Silicon Validation Software Engineer: CPU and Memory Hierarchy Cupertino, California, United States Hardware...  ...functional validation SW for the CPUs, caches, and memory subsystem of our SoCs, with the aim of identifying logic design and circuit bugs. You will be a SW... 
    Relocation
    Shift work

    Apple Inc.

    Cupertino, CA
    1 day ago
  • About the Role SiFive is looking for a Principal Design Verification Engineer to lead verification of CPU-subsystem power-management functionality...  ...verification challenges that arise across core, cluster, cache, and uncore boundaries. Strong hands‑on experience with SystemVerilog... 
    Immediate start

    SiFive

    Santa Clara, CA
    2 days ago
  • $183k - $247.6k

     ...customers across all industries. We are seeking experienced Design Verification Engineers to build the next generation of our cloud server chips....  ...PCIe and UCIe- Experience with memory sub-systems, including cache coherency and synchronization techniques- Experience with... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • Tachyum in Sunnyvale, CA, is seeking engineers to work on a high-performance L2 Cache unit for AI processing elements within state-of-the-art hardware platforms...  ...pipelines, cache architectures, and low-power design across multicore SoCs using Verilog/SystemVerilog. Experience... 

    Tachyum

    Sunnyvale, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Graphics Cache Hierarchy Design Verification Engineer. Be the first to apply!