Senior Design/SDC Engineer - Timing & STA Expert (Onsite)
Inabia-Software-
Inabia-Software- seeks a diligent Design/SDC Engineer in San Jose, CA for an onsite contract role. The engineer will drive timing constraints across fullchip designs, collaborate with frontend/back-end teams, and guide SDC development for seamless physical design closure. The position emphasizes strong STA skills and scripting for automation. The role involves mentoring RTL owners, creating clocking diagrams, and promoting block-to-fullchip SDC methodologies.
#J-18808-LjbffrVacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Design/SDC Engineer - Timing & STA Expert (Onsite) in San Jose, CA vacancy
- ...Inabia Software & Consulting Inc. in San Jose, CA is seeking a Design/SDC Engineer to help close fullchip timing across multiple modes. The role focuses on SDC development, STA analysis, and collaboration with front-end and back-end teams to refine timing constraints for...SeniorFull time
Inabia Software & Consulting Inc.
San Jose, CA1 day ago $205k - $260k
...Discover more at . As an Astera Labs STA Physical Design Engineer, Senior Principa l you will play a crucial... ...chips A good understanding of SDC constraints, be able to interact with... ...owners on defining and managing I/O timing budgets across hierarchical designs....SeniorFlexible hours- ...Design/SDC Engineer San Jose CA (Day-1 Onsite) Contract You are a diligent Design/SDC Engineer with strong analytical... ...skills and a deep understanding of timing constraints, including clock groups... ...in industry-standard SDC/STA tools and scripting for automation,...SuggestedContract workWork experience placement
Inabia-Software-
San Jose, CA1 day ago $129.3k - $194.7k
...responsible for the physical implementation of design partition(s) (from netlist to tapeout) for... ...and facilitate logic changes to improve timing.- Work with the Physical Design team,... ...years industry experienceExperience with STA.Experience with noise, crosstalk, and/or OCV...SuggestedRelocationApple
San Jose, CA3 days ago$138k - $206k
...leader whose innovative designs are pushing the... ...and software engineers to identify and address... ...computing!Location: Daily onsite presence at our San... ...) convergence and timing closure across... ...static timing analysis (STA), constraint... ...analysis and constraint (SDC) development, low-...SeniorWork at officeFlexible hoursNight shiftSamsung Semiconductor
San Jose, CA14 hours ago$184.7k - $324.8k
...you’ll add something.DescriptionAs an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign... ...issues.Hands on experience in timing/SDC constraints generation and management.Proficient...RelocationApple
Cupertino, CA3 days ago$100k
...looking for contributors of all seniorities.Tenstorrent is looking for a mid- to senior-level Physical Design Engineer with a strong background in static timing analysis (STA). In this role, you will help... ...in writing and debugging SDC constraints, creating ECOs, developing...Permanent employmentTenstorrent
Santa Clara, CA1 day ago- ...career. THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large... ...will include building and verifying timing constraints for intricate SoC designs. This role demands a combination of SDC expertise, EDA tool proficiency, and TCL-...
AMD
San Jose, CA4 days ago - Spectraforce Technologies, Inc. is hiring for a Level 3 Technical - AV position in Santa Clara, CA. You will work onsite in a corporate environment with a major client and support video collaboration systems, including Extron/AMX devices. The role emphasizes problem solving...Senior
$136k - $218.5k
...work. Come join the team and see how you can make a lasting impact on the world.We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us...SeniorFull timeNvidia
Santa Clara, CA3 days ago$132.4k - $251.6k
...02 Position Role Type: Onsite U.S. Citizen, U.S. Person... ...and renowned engineering expertise to meet the needs... ...secure world. Effector RF Design Department is responsible... ...for less-senior engineers Working across... ..., parental leave, paid time off, and holidays. Specific...SeniorTemporary workApprenticeshipWork experience placementInterim roleWork at officeRemote workRelocationFlexible hoursRaytheon
San Jose, CA3 days ago$86.8k - $165.2k
...02 Position Role Type: Onsite U.S. Citizen, U.S. Person... ...and renowned engineering expertise to meet the needs... ...secure world. Effector RF Design Department is responsible... ...for less-senior engineers Working across... ..., parental leave, paid time off, and holidays. Specific...SeniorTemporary workApprenticeshipWork experience placementInterim roleRelocationFlexible hoursRaytheon
San Jose, CA3 days ago$209k - $250k
...As an Astera Labs Principal Physical Design Engineer (STA) you will play a crucial role in driving... ...teams to ensure robust full-chip timing convergence. This role is fully on-site... ...complex SoCs. Develop and validate SDC constraints, including MMMC setup, to enable...Full timeFlexible hours$143.8k - $230k
...Note: 1. If you are a first time user please create your... ...Description: Principal Physical Design Engineer STA ASIC Products Division (APD)... ...authoring and maintaining SDC for functional and test modes... ...experience. Technical Expertise: Expert proficiency in sign-off tools...Full timeLocal area- ...Description Responsibilities: As a Senior Logic Design Engineer, you will be responsible for:... ...Assertions (SVA) for a design Writing timing constraints and clock definition for synthesis... ...the Static Timing Analysis (STA) reports from an industry-standard STA...SeniorWork experience placement
Ethan Alexander Group
Santa Clara, CA3 days ago $168k - $264.5k
...We are now looking for a Senior Circuit Design Engineer! NVIDIA stands at the intersection of hardware excellence... ..., EM/IR analysis, and static timing analysis/closure is required. ~ Basic... ...Design, Synthesis, Auto Place and Route, STA, and PVerf. Proven capability in...SeniorFull timeWorldwideShift workNvidia
Santa Clara, CA6 days ago- ...shaping the future. Whether you’re designing next-gen processors, enabling... .../mixed-signal layout design engineer with supervisory role to join... ...of layout resources (onsite and offsite), assessing and correcting... ...with the remote & different time zones design teams...SeniorFull timeWork experience placementRemote work
AMD
San Jose, CA8 days ago $184.7k - $324.8k
...will be responsible for all aspects of timing including working with the implementation... ...timing closure.DescriptionAs the CPU Design Timing Engineer, you will be responsible for the timing... ...and either Perl or PythonExperience with SDC command usage including clock...RelocationApple
Santa Clara, CA3 days ago$143.8k - $230k
...:1. If you are a first time user, please create your... ...-Off group in Central Engineering is looking for an energetic... ...for SOC and 3D/2.5D IC design. This includes complex... ...closely with other experts across the company in a... ...with industry standard STA tools such as Primetime...Full timeLocal areaBroadcom
San Jose, CA14 hours ago$176.6k - $247.3k
...you’ll be responsible for the design and optimization of Hardware in... ...and full-chip level static timing analysis• Write, debug & validate... ...with other physical design engineers as well as with the RTL/Arch.... ...Expertise developing flows using STA tools (examples: PrimeTime, Tempus...Full timeLocal areaFlexible hoursAmazon
Cupertino, CA1 day ago$125.7k - $203.1k
...global team of creative experts, bringing our unique... ...product development—from design to qualification to production... ...As a Physical Design Engineer, you will play a key... ...floor planning and timing, analyze and improve backend... ...timing analysis (STA), setup reviews, and sign...Full timeTemporary workWork experience placementInternshipLocal areaFlexible hoursCISCO Systems
San Jose, CA2 days ago$168k - $264.5k
...the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design... ...do it at scale, in the shortest possible time. Your work in physical design... ...and hold optimizationStrong background in STA, extraction, timing and RC correlationExperience...SeniorFull timeRemote workNvidia
Santa Clara, CA1 day ago$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented... ...with design, verification, synthesis, timing, and backend teams to ensure cohesive... ...related domains such as clocking, STA, place & route, and power optimizationExperience...SeniorFull timeNvidia
Santa Clara, CA4 days ago$136k - $218.5k
...intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and... ...of physical design, such as driving timing convergence, timing constraints... .../sub-chip Static Timing Analysis (STA), timing constraints generation and management...SeniorFull timeShift workNvidia
Santa Clara, CA2 days ago$138k - $206k
...global leader whose innovative designs are pushing the boundaries of... ...teams.Location: Working onsite at our San Jose headquartersWhat... ...headquartersWhat You’ll DoBS in Electrical Engineering with 5+ Years of experience,... ...the community.Enjoy Time Away You’ll start with 4+...SeniorFlexible hoursSamsung Semiconductor
San Jose, CA4 days ago$182.36k - $273.2k
...be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal... ..., RTL coding, specifications of timing, closely work with design verification... .../SystemVerilog, Synthesis, STA, low power design, Spyglass and...SeniorPermanent employmentFull timeInternshipWork from homeMarvell
Santa Clara, CA3 days ago- ...system that will fundamentally change the design, economics, manufacturing and service... ...quality of life. We are seeking a Senior STA Methodology Engineer to join our ASIC design team. In this role, you will own cross-functional timing methodology efforts across multiple...SeniorFull time
$86.8k - $165.2k
...Hermans Rd ~ BLDG M02 Position Role Type: Onsite U.S. Citizen, U.S. Person, or... ...future of aerospace and defense. As a Senior FPGA Design Engineer you will develop FPGA designs for all... ...projects and execute program schedules on time and budget Create complete documentation...SeniorTemporary workWork experience placementInterim roleWork at officeRemote workRelocation packageFlexible hoursRaytheon
San Jose, CA3 days ago- ...Senior PCB Design Engineer Location: Mountain View, California Contract: 12+ months Work Arrangement: 5 days onsite About the Role We are seeking a Senior PCB Hardware Design Engineer... ...-by-section checkout, and first-time hardware debug through root cause....SeniorContract work
GCS Recruitment
Mountain View, CA20 hours ago $135.9k - $201.13k
...Your Team, Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join... ...You’ll work closely with experts in architecture, verification... ...lint, CDC/RDC, synthesis, timing constraint development,... ...test readiness.Partner with STA and PNR teams to support...SeniorPermanent employmentFull timeInternshipWork from homeMarvell
Santa Clara, CA1 day ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Design/SDC Engineer - Timing & STA Expert (Onsite). Be the first to apply!
Related searches
- senior fpga design engineer San Jose, CA
- ic design engineer San Jose, CA
- senior asic design engineer San Jose, CA
- data center design engineer San Jose, CA
- design engineer San Jose, CA
- senior software design engineer San Jose, CA
- product engineer San Jose, CA
- product engineering intern San Jose, CA
- sr. product engineer San Jose, CA
- industrial design engineer San Jose, CA