Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. ASIC Design Verification Engineer (Starshield)

$170k - $235k

SPACE EXPLORATION TECHNOLOGIES CORP

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

SR. ASIC DESIGN VERIFICATION ENGINEER (STARSHIELD)

Starshield leverages SpaceX’s Starlink technology and launch capability to support national security efforts. While Starlink is designed for consumer and commercial use, Starshield is designed for government use, with an initial focus on earth observation, communications, and hosted payloads. As an ASIC Design Verification Engineer on the Starshield team, you will be working on advanced development programs in support of U.S. National Security. In this role, you will be developing cutting‑edge next‑generation FPGAs and ASICs for deployment in space and ground infrastructures around the globe. You will work in a highly collaborative and fast‑paced environment, exploring unsolved problems and applying the SpaceX mindset of iterating rapidly to go from design and demo to operational capability at lightning pace.

RESPONSIBILITIES

Responsible for digital ASIC verification at block and system level Lead and execute verification test plan, development, and milestones from beginning to end, develop test harnesses and test sequences Develop SystemVerilog testbench infrastructure (both UVM and non-UVM) for testing designs, including DSP blocks Responsible for test plan execution, running regressions, code and functional coverage closure Automate test case generation by using Python and MATLAB programs Contribute to pre‑silicon verification, chip bring‑up and post‑silicon validation Be a hands‑on self‑starter who can execute the steps required to fully verify complex digital designs

BASIC QUALIFICATIONS

Bachelor’s degree in electrical engineering, computer engineering, or computer science 5+ years of experience with design verification and test bench development

PREFERRED SKILLS AND EXPERIENCE

Advanced degree in electrical engineering or computer engineering Experience with verification methodologies such as UVM/OVM/VMM Strong object‑oriented programming knowledge Strong problem‑solving and coding skills Experience in constrained random verification Expertise in developing test plans, implementing coverage models, and analyzing results Experience with scripting languages, e.g., Python for automation RTL design, chip bring‑up, and post‑silicon validation experience Ability to work in a dynamic environment with changing needs and requirements Team‑player, can‑do attitude and ability to work well in a group environment while still contributing on an individual basis Enjoy being challenged and learning new skills

ADDITIONAL REQUIREMENTS

Ability to work long hours and weekends as necessary to support critical milestones Willingness to travel for off‑site testing An active clearance may provide the opportunity for you to work on sensitive SpaceX missions; if so, you will be subject to pre‑employment drug and random drug and alcohol testing

COMPENSATION & BENEFITS

Pay range: Sr. ASIC Design Verification Engineer: $170,000–$235,000 per year. Your actual level and base salary will be determined on a case‑by‑case basis and may vary based on the following considerations: job‑related knowledge and skills, education, and experience. Those with an active clearance will receive a 10% differential, up to an additional $15,000 annually. Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long‑term incentives, in the form of company stock, stock options, or long‑term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short‑ and long‑term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may accrue three weeks of paid vacation and will be eligible for ten or more paid holidays per year. Employees accrue paid sick leave pursuant to company policy which satisfies or exceeds the accrual, carryover, and use requirements of the law. SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence, and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status or any other legally protected status. #J-18808-Ljbffr SPACE EXPLORATION TECHNOLOGIES CORP

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Sr. ASIC Design Verification Engineer (Starshield) in Palo Alto, CA vacancy
  • $237k - $296k

     ...generations. Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be...  ...: Typically 10+ years of industry experience in ASIC design verification. Engineers who have seen multiple chips... 
    Senior
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    2 days ago
  • $170k - $235k

    A leading aerospace company is seeking a Sr. ASIC Design Verification Engineer for its Starshield team in Palo Alto, California. The role involves developing advanced digital ASICs for national security applications. Candidates should have a Bachelor's in engineering,... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    2 days ago
  • $210k - $295k

    A leading aerospace manufacturer in Palo Alto seeks a Principal ASIC Design Engineer to design advanced ASICs and FPGAs in support of U.S. National Security efforts. The selected candidate will collaborate closely on cutting-edge projects, leveraging their extensive experience... 
    Suggested

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    3 days ago
  • $170k - $235k

    A leading aerospace company in Palo Alto is seeking a Sr. ASIC Design Engineer for the Starshield project, focusing on advanced technology for national security. Responsibilities include designing digital ASICs and collaborating with various teams. Ideal candidates have... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    3 days ago
  • NVIDIA Gruppe is seeking a Low Power Design/Verification ASIC Engineer for New College Grad 2026 in Santa Clara, California. This role involves collaboration with architecture, design, and software teams to establish power-management solutions for NVIDIA’s advanced products... 
    Suggested

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  •  ...record of delivering breakthrough products. ( ) About the role: Avicena is seeking a talented and detail-oriented ASIC Design Verification (DV) Engineer to join our chip design team. You'll play a crucial role in ensuring the functional correctness, performance, and... 

    Avicena Inc.

    Sunnyvale, CA
    2 days ago
  • $138k - $198k

    ASIC Design Verification Engineer, AI and Infrastructure Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 4 years of experience with design verification. Experience... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $138k - $198k

     ...Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  .... 4 years of experience with design verification. Experience in verifying digital logic at RTL using SystemVerilog/UVM for ASICs. Preferred qualifications Master's degree... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    1 day ago
  •  ...Azure, and Oracle. THE PERSON We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC designs. The ideal candidate brings hands‑on verification expertise... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    2 days ago
  • $112.2k - $242k

    A leading tech company in Mountain View is seeking a Design Verification Engineer to architect verification environments for ASIC SoCs. The ideal candidate will have a minimum of 8 years of experience and a deep knowledge of verification processes. Responsibilities include... 
    Senior
    Full time

    Arrow Electronics

    Mountain View, CA
    3 days ago
  • NVIDIA Gruppe in Santa Clara, California, is seeking a talented engineer to develop CAD software for high-performance chip design and verification. In this role, you’ll work with engineers, develop new methodologies, and co-develop EDA tools to meet NVIDIA's needs. Ideal... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • $237k - $296k

    Rivian is seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team in Palo Alto. This role involves the...  ...of industry experience, preferably with a background in ASIC design verification, and deep hardware knowledge. A... 
    Senior

    Rivian

    Palo Alto, CA
    2 days ago
  • $153.2k - $229.8k

    Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: Qualcomm is a company of inventors...  ...Age - and this is where you come in as an ASIC Design Verification Engineer. The team is responsible for the complete... 
    Work experience placement

    Qualcomm

    Santa Clara, CA
    23 hours ago
  • $170k - $230k

     ...with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our...  ...generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    jobr.pro

    Sunnyvale, CA
    4 days ago
  • $175k - $215k

     ...with many other teammates to ensure we design and optimize hardware and software for...  ...schedule and you will report to a Silicon Engineering Lead You will: Partner with design...  ...specifications into comprehensive, scalable verification plans Drive the development of... 
    Full time
    Remote work

    Waymo

    Mountain View, CA
    3 days ago
  • MatX Inc. is looking for a Physical Design CAD Engineer to enhance our silicon development. The role requires maintaining and improving the Physical...  ..., ensuring high-performance outcomes. Strong programming and ASIC methodologies expertise are essential. This is a hybrid... 
    Senior

    MatX Inc.

    Mountain View, CA
    3 days ago
  • A technology solutions company in California is seeking a Verification Engineer to write SystemVerilog/UVM testbenches for ASICs and FPGAs. The ideal candidate will have a Bachelor’s degree in a related field and experience with ASIC/FPGA verification. Familiarity with... 
    Senior

    ALTEN

    Mountain View, CA
    2 days ago
  • $156k - $229k

     ...area. Apply link Copy link Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field...  ...practical experience. 8 years of experience with design verification. Experience with SystemVerilog. Preferred qualifications:... 
    Senior
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    1 day ago
  • $120k - $225k

     ...Job Description Job Description We’re hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life.   About Us: Mythic is building the future of AI computing... 
    Senior

    Mythic

    Palo Alto, CA
    1 day ago
  • $210k - $295k

    A leading aerospace company in Palo Alto is seeking a Principal ASIC Design Verification Engineer to support advanced military programs. In this role, you will develop cutting-edge ASICs for deployment in critical infrastructure. Candidates must have over 10 years of verification... 

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    3 days ago
  •  ...Industry: High-Tech / Emerging Infrastructure Job Title : Senior Design Verification Engineer Why join Upscale AI Upscale ai is an innovative high-tech...  ...using SystemVerilog and UVM. Strong experience in ASIC design verification flows and DV methodologies. Experience... 
    Senior
    Full time

    Upscaleai

    Santa Clara, CA
    1 day ago
  • Senior ASIC Design Engineer - AMD NTSG At AMD, our mission is to build great products that accelerate next‑generation computing experiences...  ...networking and data movement applications Work closely with verification, modeling, software, and hardware teams to ensure... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago
  • $115k - $268k

     ...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and... 
    Senior
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    3 days ago
  • $163k - $237k

     ...link Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...experience. 8 years of experience with verification methodologies and languages such as UVM...  ...helpful experiences for users. We research, design, and develop new technologies and... 
    Senior
    Full time
    Worldwide

    Google Inc.

    Mountain View, CA
    1 day ago
  • $163k - $237k

     ...Apply Bachelor's degree in electrical engineering or computer science, or equivalent practical...  .... 8 years of experience with verification methodologies and languages (e.g., UVM...  ...company objectives. Experience leading design verification of IPs or subsystems delivered... 
    Senior
    Full time
    Worldwide

    Google Inc.

    Mountain View, CA
    2 days ago
  •  ...We work every single day to design and manufacture silicon products...  ...Performs functional verification of mixed signal logic components...  ...possess a BS degree in Computer Engineering/Computer Science/Electrical Engineering...  ..., and methodologies), Custom ASIC (leveraging existing IP for... 
    Senior
    Internship
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Santa Clara, CA
    2 days ago
  • $138k - $198k

    Silicon Design Verification Engineer, Quantum AI Apply Mid Experience driving progress, solving problems, and mentoring more junior team members...  ...Ethernet, and NoCs. Experience running DV for mixed-signal ASICs containing analog and RF IP and building mixed-mode models... 
    Full time
    Worldwide

    Google Inc.

    Mountain View, CA
    3 days ago
  • $138k - $198k

     ...Bachelor's degree in Electrical Engineering, Computer Science, a related...  ...and utilizing UVM-based verification environments. Experience with...  ...applications. Familiarity with ASIC standard interfaces and...  ...verification of complex digital design blocks by analyzing specifications... 
    Full time
    Worldwide

    Google Inc.

    Mountain View, CA
    3 days ago
  • Advanced Micro Devices is looking for a skilled Design Verification Engineer to join the Network Technologies Solutions Group. This role involves developing...  ...architectures and leading verification efforts on complex ASIC designs. The ideal candidate should have expertise in... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    23 hours ago
  • $164.47k - $311.89k

    ## Senior Design Verification EngineerApplylocations: US, California, Santa Claratime type: Full timeposted...  ...seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this...  ...(IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom... 
    Senior
    Internship
    Local area
    Shift work

    Intel Corporation

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. ASIC Design Verification Engineer (Starshield). Be the first to apply!