Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Package Design Engineer

$195k - $240k

Renesas Electronics

Company Description

At Renesas Electronics, we are a global leader in microcontrollers, analog, power, and SoC products, delivering trusted embedded design innovation that shapes the way we live, work, and connect. Job Description

We are seeking a Senior Advanced Packaging Engineer to lead the development and integration of next-generation packaging solutions for high-performance semiconductors and electronic products. This role will focus on advanced package architectures, assembly processes, thermal and mechanical reliability, and cross-functional collaboration with design, manufacturing, suppliers, and quality teams. The ideal candidate has deep expertise in semiconductor packaging technologies and a strong track record of bringing complex products from concept through qualification and high-volume production. Responsibilities Lead the design, development, and qualification of advanced semiconductor packaging solutions, including:

Flip-chip, Chip Embedding Wafer-level packaging (WLP/FOWLP) Panel-level packaging (laminate, molding) 2.5D/3D packaging System-in-package (SiP) Ball grid array (BGA/CSP)

Define package architecture based on electrical, thermal, mechanical, reliability, and cost requirements. Drive package technology selection and development for new product introductions. Work closely with IC design, substrate, board, thermal, reliability, and manufacturing teams to ensure package compatibility and performance. Oversee package layout reviews, stack-up definition, material selection, and interconnect strategy. Perform and guide simulations and analysis related to:

Signal integrity / power integrity Thermal performance Mechanical stress / warpage Design for manufacturability (DFM)

Develop assembly flows and process requirements for OSATs and manufacturing partners. Lead package qualification activities, including DOE planning, failure analysis, and reliability testing. Resolve packaging-related issues during NPI prototype builds, qualification, and production ramp. Collaborate with suppliers and internal/external manufacturing partners on process improvements, material evaluation, and yield optimization. Create and maintain package specifications, design rules, process documentation, and technical reports. Mentor junior engineers and provide technical leadership across packaging initiatives. Qualifications

Required MSc or PhD degree in Electrical Engineering, Materials Science, Mechanical Engineering, Chemical Engineering, or related field. 5+ years of experience in semiconductor packaging or advanced electronics packaging. Strong knowledge of advanced packaging technologies, materials, and assembly processes. Experience with package reliability testing and qualification standards. Deep understanding of thermal, mechanical, and electrical interactions in package design. Experience working with OSATs, substrate vendors, assembly houses, and semiconductor supply chains. Ability to troubleshoot packaging failures and drive root cause/corrective action. Strong project leadership and cross-functional communication skills. Preferred Master’s or PhD in a relevant engineering discipline. Experience with power semiconductor devices and packaging including Si/SiC/GaN MOSFETS, Power Modules, Intelligent Power modules and their applications in consumer and industrial, automotive, performance computing.computing, AI/ML hardware or mobile products. Hands-on experience with tools for package design and simulation such as:

Cadence Allegro Package Designer Solid works ANSYS COMSOL JMP / Minitab

Knowledge of JEDEC standards, IPC standards, and semiconductor qualification methods. Experience in W2W, D2W, D2D 3D heterogeneous integration and chiplet-based packaging. Additional Information

The base salary range $195,000 - $240,000 represents the good faith estimate of the hourly wage or salary range that the company reasonably expects to pay for this position at the time of hire. Actual compensation decisions are based on a variety of factors, including but not limited to geographic location, relevant experience, skillset, and internal equity. Additional bonus opportunities are available for this role. Renesas is an embedded semiconductor solution provider driven by its Purpose,

To Make Our Lives Easier

. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future. At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives. We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process. Are you ready to join our team and

shape the future

with us? Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement. Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas. Employment Type: Regular (PERM)Remote Work Available: No Compensation: USD 195000 - USD 240000 - yearly
Vacancy posted 1 hour ago
Similar jobs that could be interesting for youBased on the Principal Package Design Engineer in San Jose, CA vacancy
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...Computing Group is seeking an experienced and self-motivated package design engineer. As a key member of the Package group, you will work across... 
    Suggested

    AMD

    San Jose, CA
    1 day ago
  • $136k - $218.5k

    ## Package Design Methodology EngineerApplylocations: US, CA, Santa Clara: US, TX, Austin: US, CA, Remotetime type: Full timeposted on:...  ...make a lasting impact on the world.NVIDIA's Advanced Package Engineering team sits at the intersection of cutting-edge chip design... 
    Suggested

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...history. Job Summary As a Substrate IC Package Layout Design Engineer you will be responsible... 
    Suggested
    Work at office
    Relocation package

    ETCHED LLC

    San Jose, CA
    14 hours ago
  •  ...finding sustainable solutions that will make an impact on both the climate and the new economy, we’d love to hear from you. Principal Design Engineer HYPERLUME Design San Jose, CA, USA About the role Team Credo is looking for a Principal Design Engineer... 
    Principal

    ArcTern Ventures

    San Jose, CA
    14 hours ago
  • $129.4k - $247.8k

     ...Job Description Apply now Job Title: Principal Packaging Engineer Posting Start Date: 3/23/26 Job Location(s):...  ...Irvine CA. Responsibilities Working with IC design teams to define and implement the package requirements.... 
    Principal

    Skyworks Solutions

    San Jose, CA
    20 hours ago
  •  ...Principal Packaging Engineer We are looking for a Principal Packaging Engineer to own package architecture and development for Velaura's next...  ...silicon teams to co-optimize package, die, board, and system design for performance, power, cost, and manufacturability.... 
    Principal
    Flexible hours

    Auradine

    Santa Clara, CA
    1 day ago
  • $190k - $230k

     ...- $230,000.00 Salary/year, Job Purpose: Navitas Semiconductor is seeking a highly motivated and experienced analog / power IC design engineer to lead the architecture, design, and silicon execution of next-generation power management ICs. This role is hands-on and technical... 
    Principal
    Full time

    Navitas Semiconductor

    San Jose, CA
    14 hours ago
  • $198k - $248k

     ...Job Description We are seeking a Principal Design Verification Engineer to provide technical leadership for verification of next-generation semiconductor...  ...in rewarding our employees with a competitive benefits package alongside their salary. More information will be... 
    Principal
    Permanent employment
    Remote work

    Renesas Electronics

    San Jose, CA
    1 hour ago
  • $176k - $298k

     ...Responsibilities Design and optimize TSV (Through-Silicon Via) interface circuits...  ...tape-out revisions. Collaborate with packaging and assembly teams to ensure TSV reliability...  ...BS or MS in Electrical Engineering with 8+ years of relevant experience in... 
    Principal
    Local area

    1000 Micron Technology, Inc.

    San Jose, CA
    14 hours ago
  • $140k - $260k

     ...This is an opportunity to join a dynamic and growing team of engineers developing extremely high-speed wireline communications transceivers...  ...techniques. The candidate will collaborate with analog designers, digital designers, applications engineers, and marketing... 
    Principal
    Full time
    Work at office

    Cadence Inc

    San Jose, CA
    13 hours ago
  • $136.5k - $253.5k

     ...and develop leaders and innovators who want to make an impact on the world of technology.Cadenceis a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design... 
    Principal
    Full time

    Cadence Design Systems

    San Jose, CA
    1 day ago
  • $145k - $298k

     ...Req ID: JR94425 Principal Design Engineer Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence... 
    Principal
    Local area
    Relocation

    Micron Technology

    San Jose, CA
    14 hours ago
  • $180k - $250k

     ...Principal Design Engineer Team Credo is looking for a Principal Design Engineer to join our mission to transform connectivity at scale. In this role, you will be responsible for the RTL architecture, design, implementation, and verification of advanced SerDes PHY Digital... 
    Principal

    Credo Semiconductor Inc

    San Jose, CA
    1 day ago
  •  ...ultra-low power consumption, high radix, compact chip-scale design, offering hyperscale data centers enhanced performance,...  ...and scalability. Job Overview We are seeking a Systems Packaging & Assembly Engineer to lead the development and integration of advanced packaging... 
    Principal
    Contract work

    nEye.ai

    Santa Clara, CA
    5 days ago
  • $230k - $260k

     ...Job Description Responsibilities: Package Technology Development/NPI, R&D, Global...  ...customer adoption programs. Focus on design and development of package and...  ...Chemistry, Mechanical, Electrical or Materials Engineering. ~15 to 20 years of relevant experience... 
    Contract work
    For subcontractor

    Renesas Electronics

    San Jose, CA
    5 days ago
  •  ...Alpha and Omega Semiconductor (AOS), we design, develop and globally supply a broad range...  ...company. We offer an impressive benefit package and career development opportunities. If...  ...Interact with Product Lines, Product Engineers and Silicon Designers in US and overseas... 
    Principal
    Local area
    Overseas

    Jireh Semiconductor

    Sunnyvale, CA
    1 day ago
  •  ...The Principal Product Engineer will drive the development, yield optimization, and deployment of MEMS-based timing products. This technical leadership...  ...expertise in semiconductor device behavior to implement design of experiments (DOE) and collaborate with foundry, assembly... 
    Principal

    Niuro

    Santa Clara, CA
    14 hours ago
  • $140k - $260k

     ...the world of technology.****Job Title: Principal Product Engineer****Location: San Jose, California,...  ...heterogeneous integration, and advanced packaging.**Job Responsibilities:** * Drive,...  ...promote an end-to-end solution for system design implementation flows spanning 3D IC,... 
    Principal

    Cadence Design Systems

    San Jose, CA
    2 days ago
  • $185k - $240k

     ...Principal Product Engineer San Jose, California, United States Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity...  ...stage of development Hands on experience in product/package qualification Preferred Experience: Hands-on... 
    Principal
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  • $139.9k - $274.8k

     ...Overview Join to apply for the Principal Design Engineer role at Microsoft . Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud... 
    Principal
    Work at office
    Local area
    Worldwide

    Microsoft Corporation

    Mountain View, CA
    1 day ago
  •  ...first defense and commercial customers, and are preparing to scale the team 3X. The Role We're looking for a Staff RFIC Design Engineer to join the core design team. You'll design, simulate, and validate mmWave front-end circuit blocks for our next-generation beamformer... 
    Principal
    Work at office
    Flexible hours

    Oso Semiconductor Inc.

    Mountain View, CA
    4 days ago
  • $140k - $260k

     ...the world of technology. Job Title: Principal Product Engineer Location: San Jose, California,...  ...heterogeneous integration, and advanced packaging. Job Responsibilities: Drive,...  ...promote an end-to-end solution for system design implementation flows spanning 3D IC,... 
    Principal
    Full time

    Cadence Design Systems

    San Jose, CA
    1 day ago
  • $124k - $230.4k

     ...seeking to hire an exceptional Product Engineering to join our Operations Engineering team...  ...~ Complete life cycle of products from design, prototypes, high volume manufacturing bring...  ...offers a competitive compensation package including base salary, bonus, equity, matching... 
    Principal
    Full time
    Work at office
    Remote work
    Flexible hours
    3 days per week

    Rambus

    San Jose, CA
    20 hours ago
  • $127k - $190k

     ...has opportunities at various levels for the positions below. Job Titles (Job Codes) Mixed Signal Design Engineer (MSD10) Sr. Mixed Signal Design Engineer (SMSD10) Principal Mixed Signal Design Engineer (PMSD10) Job Location Santa Clara, California Job Duties Develop and... 
    Principal
    Permanent employment
    Full time
    Work at office
    Remote work

    NVIDIA

    Santa Clara, CA
    7 days ago
  • $142.8k - $274.8k

     ...Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud...  ...to help achieve that mission. We are looking for aPrincipal Design Engineer to work in the dynamic Microsoft Artificial Intelligence... 
    Principal
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide

    Microsoft Corporation

    Mountain View, CA
    1 day ago
  • $148.32k - $203.94k

     ...Principal Product Engineer SiTime is the Precision Timing company. Timing is the heartbeat of all...  ...Engineering, Silicon Characterization, Circuit Design or MEMS Design are preferred....  ...fabrication processes, wafer-level packaging, or thin-film materials. Background... 
    Principal

    SiTime

    Santa Clara, CA
    1 day ago
  •  ...On-Site role Job Description: Designer will be responsible for the design of high performance RF and analog circuit blocks. Responsibilities include transistor level, block level and module level circuit architecture, design, simulation, optimization... 
    Principal
    Work experience placement
    Flexible hours

    Denken Solutions, Inc.

    San Jose, CA
    16 days ago
  •  ...Principal Product Engineer San Jose, California, United States The era of pervasive AI has arrived...  ...process by bridging product design, supply chain, and scalable contract manufacturing...  ...offers a competitive total rewards package, including the base salary, plus equity... 
    Principal
    Full time
    Contract work
    Temporary work
    Local area
    Remote work
    Flexible hours

    SambaNova Systems

    San Jose, CA
    3 days ago
  •  ...ultra-low power consumption, high radix, compact chip-scale design, offering hyperscale data centers enhanced performance,...  ...: This role is for a highly skilled and experienced Principal Packaging Design Engineer to lead the development of our next-generation silicon... 
    Principal
    Contract work

    nEye.ai

    Santa Clara, CA
    5 days ago
  •  ...Principal Product Security Engineer (Santa Clara, CA) — up to 10% travel. Relocation to the San Francisco Bay area will be considered on a case-...  ...health programs. Provide technical direction for security design, implementation, verification, vulnerability remediation... 
    Principal
    Immediate start
    Relocation

    Scorpion Therapeutics

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Package Design Engineer. Be the first to apply!