Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Design Verification Engineer

$198k - $248k

Renesas Electronics

Job Description

We are seeking a

Principal Design Verification Engineer

to provide technical leadership for verification of next-generation semiconductor memory interface products, including data buffer silicon. This role will drive verification strategy and execution for complex digital designs, working closely with design teams to ensure functionality, performance, and product requirements are met. The ideal candidate brings deep semiconductor verification expertise with

SystemVerilog and UVM

. Previous DDR or memory experience is an advantage, but is not required. This is an opportunity to take significant technical ownership while contributing to

next-generation DDR6 technology

. Key Responsibilities Lead verification strategy and execution for complex semiconductor designs at the

block and system level

. Define verification methodologies, test plans, coverage strategies, and verification environments. Architect, develop, maintain, and optimize

SystemVerilog/UVM testbenches and verification environments

. Drive test development, functional coverage, checkers, constrained-random verification, and coverage closure. Take technical ownership of verification for assigned blocks, features, and environments from planning through signoff. Work closely with RTL and design engineers to ensure designs meet functional and performance requirements and are effectively verifiable. Analyze specifications, design implementation, and verification results to identify functional gaps and design issues. Drive debugging and resolution of complex verification failures. Develop scalable and reusable verification components, methodologies, and best practices. Identify and lead improvements in verification efficiency, quality, performance, and reuse. Participate in architecture, feasibility, design, and technical reviews. Provide technical guidance and mentorship to verification engineers. Serve as a technical expert for assigned verification methodologies and tools. Communicate verification progress, coverage, technical risks, and readiness to engineering leadership and project stakeholders. Qualifications

Required Qualifications Bachelor's or Master's degree in

Electrical Engineering, Computer Engineering, Computer Science, or a related technical field

. Extensive experience in

semiconductor design verification

, with demonstrated technical ownership of complex verification efforts. Expert-level proficiency with

SystemVerilog

. Significant hands-on experience with

UVM (Universal Verification Methodology)

, including development and optimization of UVM-based verification environments. Experience defining verification strategies and developing verification plans from design and product specifications. Strong experience with functional verification, constrained-random testing, functional coverage, checkers, debugging, and coverage closure. Experience partnering closely with RTL/design engineering teams throughout the verification lifecycle. Demonstrated ability to independently solve complex verification and design problems. Ability to provide technical leadership and mentoring within a verification team. Preferred Qualifications Experience with

DDR, memory interfaces, memory controllers, data buffers, or related semiconductor technologies

. Experience with

DDR4 and/or DDR5

. Verification experience with complex high-speed interfaces, protocols, or mixed-signal semiconductor products. Experience leading verification efforts through coverage closure and signoff. Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose,

To Make Our Lives Easier

. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future. At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives. We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process. Are you ready to join our team and

shape the future

with us? Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement. Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas. Employment Type: Regular (PERM)Remote Work Available: No Compensation: USD 198000 - USD 248000 - yearly
Vacancy posted 4 hours ago
Similar jobs that could be interesting for youBased on the Principal Design Verification Engineer in San Jose, CA vacancy
  •  ...Change the world. Love your job. As a Digital IC Design Engineering intern, you'll architect new TI products and make our customers' visions a reality. You'll define, design, model, implement and document analog, digital, and RF integrated circuits (ICs). And, you'... 
    Suggested
    Internship
    Local area
    Visa sponsorship

    Texas Instruments

    Santa Clara, CA
    4 hours ago
  • $141.91k - $269.1k

     ...Job Description: Performs functional verification of graphics logic components, including...  ..., media, and display, to ensure design will meet specification requirements....  ...Bachelor’s degree in electronics, computer engineering, or related engineering with 5+ years of... 
    Suggested
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Santa Clara, CA
    4 hours ago
  • $142.6k - $206.5k

     ...development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will carry out design validation for... 
    Suggested
    Local area
    Shift work

    191 Altera Corporation

    San Jose, CA
    17 hours ago
  •  ...environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle. THE PERSON We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 
    Suggested

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    17 hours ago
  •  ...Application Engineering Application Engineering Description Chips Talk, We Listen proteanTecs is agame-changing startupthat...  .... We are looking for a We are looking for a Senior Design Verification Engineer to join a global team of Application Engineers... 
    Suggested
    Work at office

    proteanTecs

    Santa Clara, CA
    17 hours ago
  •  ...Design Verification Engineer We are seeking an experienced Design Verification Engineer to support the development and verification of high-performance IPs, including compute arrays, DMA engines, Networks-on-Chip (NoCs), crossbars, and memory subsystems. The ideal... 
    Local area
    Night shift

    NESCO Inc

    San Jose, CA
    1 day ago
  • $97.7k - $182.62k

     ...job and more exclusive features. Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a collaborative and forward-thinking team as a Design Verification Engineer, contributing to the validation of advanced System-on-Chip (SoC)... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    1 day ago
  •  ...Job Title Architect and create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. Develop test plans and coverage metrics from specifications and writing block... 

    Accede Solutions Inc.

    Santa Clara, CA
    5 days ago
  • $75k - $275k

     ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next-generation Physical AI SoC. In this role, you will work closely with architects, RTL engineers, software engineers, and system teams to... 
    Flexible hours

    Auradine

    Santa Clara, CA
    2 days ago
  • $129.2k - $209k

     ...solving, stronger relationships, and the kind of precision that drives great outcomes. Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    1 day ago
  • $107.4k - $161.2k

     ...Technologies, Inc. Job Area: Engineering Group, Engineering Group ASICS Engineering...  ...Engineer, you will define, model, design (digital and/or analog), optimize,...  ...+ months of experience with design verification methods. Principal Duties & Responsibilities:... 
    Work from home

    Qualcomm

    Santa Clara, CA
    17 hours ago
  • $167.7k - $245.2k

     ...and help each other grow. Because full product development-from design to qualification to production-is within our team, we're able...  ...digital world. Your Impact Set vision and strategy for ASIC verification methodology and execution across multiple programs and product... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    3 days ago
  • $105.65k - $149.15k

     ...About Intel & Silicon Chassis Intel is seeking an Entry Level Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to the verification of next-generation interconnect and chassis IPs that underpin Intel's most ambitious SoC and... 
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    17 hours ago
  • $120k - $200k

     ...efficiency, and faster time to value. About the team The Design Verification team works on the RDU, SambaNova's chip for machine learning...  ...alongside architects, RTL designers, and firmware engineers, and take ownership of verification plans from first draft through... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    SambaNova

    San Jose, CA
    5 days ago
  •  ...Position: Design Verification Engineer (Einfochips) Job Description: Experience: 6+ Years Location: San Jose CA Job Description: What candidate will Be Doing: At-least 6+ years of experience in System Verilog HVL and C++/C At-least 6+ year of... 
    Full time
    Temporary work
    Work at office
    Local area

    Arrow ECS

    San Jose, CA
    1 day ago
  •  ...Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Design Verification Engineer for one of our client, Please share your resume with current location & full contact info Job Title: Design... 

    Rootshell Enterprise Technologies

    Santa Clara, CA
    1 day ago
  • $184.7k - $324.8k

     ...Design Verification Engineer Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas have a way of becoming great products, services, and customer experiences very quickly. We bring passion and dedication to... 
    Relocation

    Apple

    Cupertino, CA
    2 days ago
  • $140k - $200k

     ...We are seeking DV engineers to verify complex internal IP blocks such as compute engines...  ...Responsibilities Develop and maintain UVM-based verification environments Create test plans,...  ...Perform functional verification of RTL designs Debug RTL and testbench issues... 
    Work at office

    L&T Technology Services

    San Jose, CA
    17 hours ago
  • $148.5k - $165k

     ...Senior Design Verification Engineer San Jose, California, United States Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to... 
    Flexible hours

    Astera Labs

    San Jose, CA
    16 hours ago
  •  ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup delivering breakthrough infrastructure solutions in AI. With a rapidly growing team and cutting-edge stack, we're building for... 
    Full time

    InterSources

    Santa Clara, CA
    1 day ago
  •  ...Job Details:Job Description:About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe/UCIe Switch expertise is needed CPU ARM/RISC-V with C knowledge Regression & Coverage Closure What We Are... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Night shift

    Arrow ECS

    San Jose, CA
    4 days ago
  •  ...detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power...  ...the things they love with their devices. The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT... 

    Apple

    Cupertino, CA
    3 days ago
  •  ...Job Title:Design Verification Engineer Location:Santa Clara CA Duration: Long term Experience:8-15 Years Description : Key Responsibilities: Strong understanding of SV and UVM and good debugging skills. Understanding of AMBA protocols. Understand... 

    I-Flow

    Santa Clara, CA
    1 day ago
  • $200k - $300k

     ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence... 
    Flexible hours

    Auradine

    Santa Clara, CA
    4 days ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...ROLE:We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be... 

    AMD

    San Jose, CA
    2 days ago
  • $80 - $90 per hour

     ...0/hr Direct message the job poster from Infotree Global Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve client's abilities... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    2 days ago
  • $107.4k - $161.2k

     ...Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group ASICS EngineeringGeneral...  ...Engineer, you will define, model, design (digital and/or analog), optimize,...  ...6+ months of experience with design verification methods.Principal Duties & Responsibilities:Applies... 
    Work from home

    Nutanix

    Santa Clara, CA
    17 hours ago
  • $90 per hour

     ...world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive cutting edge designs from concept to silicon to the future of mobility. Senior ASIC Design Verification Engineer Summary: As a Senior ASIC... 
    Flexible hours

    Ethernovia, Inc.

    San Jose, CA
    3 days ago
  •  ...and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for next-... 

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    17 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Design Verification Engineer. Be the first to apply!