Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer

I-Flow

Job Title:Design Verification Engineer
Location:Santa Clara CA
Duration: Long term
Experience:8-15 Years

Description :

Key Responsibilities:
Strong understanding of SV and UVM and good debugging skills.
Understanding of AMBA protocols.
Understand design specs and develop test plans based on functional and architectural requirements
Build UVM/System Verilog-based verification environments for IP/subsystem/SoC level testing
Develop directed and random testcases, perform coverage analysis, and close functional/code coverage
Debug simulation failures and work closely with RTL designers to resolve issues
Execute regression runs, analyze results, and contribute to continuous improvements
Integrate and run power-aware simulations, low power checks, and work with UPF/CPF as needed
Collaborate with DFT/PD/RTL teams and post-silicon validation to ensure design quality across domains
Document test environments, testplans, and results for internal and external reviews
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer in Santa Clara, CA vacancy
  • $180.2k - $297.2k

     ...by millions of people around the world. Come build with us!Role and ResponsibilitiesWe are seeking a highly skilled GPU Design Verification Engineer (GCDV) to join our team at SARC/ACL. As a key member of our team, you will concentrate on graphics core verification, with... 
    Suggested
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    1 day ago
  • Position:Design Verification Engineer (Einfochips)Job Description:Experience: 6+ YearsLocation: San Jose CAJob Description:What candidate will Be Doing:At-least 6+ years of experience in System Verilog HVL and C++/CAt-least 6+ year of experience in UVM.Experience in complete... 
    Suggested
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    3 days ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.Create a constrained-random verification environment using SystemVerilog and Universal... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $165k - $241.4k

     ...Switching, Routing, and Wireless products. We design networking hardware for enterprises,...  ...ImpactParticipate in the ASIC design verification for Cisco high-end switching products....  ...electrical/computer science/computer engineering/related degree and 7+ years of related... 
    Suggested
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  •  ...beyond. Together, we advance your career. THE ROLE:This is an exciting opportunity to work in the AMD SOC Verification Team as Silicon Design Verification Engineer where you will work with a team and experts in verification.THE PERSON: The candidate will have an opportunity... 
    Suggested

    AMD

    San Jose, CA
    3 days ago
  • $151k - $251.8k

     ...performance computing devices consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the verification of System IP, including coherent interconnects and caches. The ideal candidate... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $190k - $230k

     ...ultra high-speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works for silicon.Develop and implement verification strategies, detailed tests and coverage plans based on micro-... 

    Cerebras Systems

    Sunnyvale, CA
    4 days ago
  •  ...Employment Type: Full TimeIndustry: Computer SoftwareClient: WiproContact: Meghana GorusuCompany: SRI Tech SolutionsJob Title:Design Verification EngineerLcation: Sunnyvale CA /Redmond WA/ Austin TX Onsite (Hybrid) Role NO Remote AllowedKey Responsibilities:NO 18+ yrs... 
    Full time
    For contractors
    Remote work

    SRI Tech

    Sunnyvale, CA
    4 days ago
  • $167.7k - $245.2k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...the digital world.Your ImpactSet vision and strategy for ASIC verification methodology and execution across multiple programs and product... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    14 hours ago
  • Change the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed signal electronic equipment... 
    Local area

    Texas Instruments

    Santa Clara, CA
    1 day ago
  •  ...enterprise environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 

    AMD

    Santa Clara, CA
    1 day ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’ll lead... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...ROLE: We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be... 

    AMD

    San Jose, CA
    3 days ago
  •  ...joining us to collaborate, contribute, and revolutionize AI silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will... 
    Work at office

    Baidu

    Sunnyvale, CA
    2 days ago
  • $141.91k - $200.34k

    Job Details:Job Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to verification of next-generation interconnect and chassis IPs that scale across multiple product families. You will work closely... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $106.4k - $172.15k

     ...problem-solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    1 day ago
  •  ...Opportunity: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the art...  ...you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability.... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    2 days ago
  • $120k - $200k

     ...one of their most valuable assets. About the team The Design Verification team works on the RDU, SambaNova's chip for machine learning...  ...alongside architects, RTL designers, and firmware engineers, and take ownership of verification plans from first draft through... 
    Full time
    Temporary work
    Local area
    Flexible hours

    SambaNova

    San Jose, CA
    1 day ago
  • $129.3k - $194.7k

     ...Design Verification Engineer Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish... 
    Internship
    Relocation

    Apple

    Santa Clara, CA
    4 days ago
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe/UCIe Switch expertise is needed CPU ARM/RISC-V with C knowledge Regression & Coverage Closure What We Are... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Night shift

    Arrow ECS

    San Jose, CA
    3 hours ago
  •  ...of-the-art testbench development such as UVM methodology - Experience in design verification with UVM and SystemVerilog is a MUST Technical Description: As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as... 
    H1b
    Local area
    3 days per week

    BayOne Solutions

    San Jose, CA
    3 days ago
  • $70 - $85 per hour

     ...Months Top Must Have Skills: Solid minimum 8 + years Design Verification Experience Verification Experience with DDR5 Controller /...  ...looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be... 
    Hourly pay
    Contract work

    US Tech Solutions

    Santa Clara, CA
    1 day ago
  •  ...detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power...  ...the things they love with their devices. The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT... 

    Apple

    Cupertino, CA
    4 days ago
  • Job Title: Interface Design Verification Engineer Location: San Jose, CA Job Description: Looking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR, Ethernet, USB, etc. Key Responsibilities: Verify interface IPs... 

    SWITS DIGITAL Private Limited

    San Jose, CA
    3 days ago
  •  ...SoC Design Verification Engineer Location: San Jose, CA Remote/Onsite: Onsite Types of Hire: Fulltime We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of complex SoCs. The role... 
    Full time
    Local area
    Remote work
    Night shift

    E-Solutions

    San Jose, CA
    1 day ago
  •  ...modems and transceiver link controllers that power communication for millions of users worldwide. **Description** As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next... 
    Worldwide
    Night shift

    Apple

    Sunnyvale, CA
    1 day ago
  • $75k - $275k

     ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next-generation Physical AI SoC. In this role, you will work closely with architects, RTL engineers, software engineers, and system teams to... 
    Flexible hours

    Auradine

    Santa Clara, CA
    3 days ago
  •  ...Design Verification Engineer We are seeking DV engineers to verify complex internal IP blocks such as compute engines, accelerators, and custom logic within SoC environments. Key Responsibilities: Develop and maintain UVM-based verification environments... 

    E-Solutions

    San Jose, CA
    2 days ago
  •  ...Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Design Verification Engineer for one of our client, Please share your resume with current location & full contact info Job Title: Design... 

    Rootshell Enterprise Technologies

    Santa Clara, CA
    2 days ago
  • $73 - $83 per hour

    JOB TITLE: Design Verification Engineer LOCATION: Sunnyvale, CA (Hybrid; 3 days in office/week) DURATION: 6 months with possible extension PAY RANGE: $73 - $83/hr. TOP 3 SKILLS: SystemVerilog / UVM testbench development. Functional coverage, assertion-based verification... 
    Hourly pay
    Full time
    Work at office
    3 days per week

    Ursus Inc

    Sunnyvale, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer. Be the first to apply!