Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal RFIC Design Engineer IV

Denken Solutions, Inc.

On-Site role

Job Description:

  • Designer will be responsible for the design of high performance RF and analog circuit blocks.
  • Responsibilities include transistor level, block level and module level circuit architecture, design, simulation, optimization, layout supervision, layout verification, preparation of test plan for the testing team, reliability and yield assessment and modeling, simulation to bench and bench to test correlation, bench evaluation both at silicon level and at applications level, and documentation.
  • Job responsibilities require ability to communicate at all levels and with cross functional groups.
  • Candidate must have good verbal and written communications skills and demonstrated track record of circuit innovation, must be a team player, be adaptable, and accept criticism

Skills:
Qualifications:

  • Required skill: Must have hands-on design and development experience in RF and analog integrated circuit.
  • Required skill: Must have experience in at least one preferably multiple area of full CMOS circuit design and development in:
  • Baseband amplifiers, low noise RF amplifiers, wide bandwidth amplifiers.
  • Mixers, up-converters, down-converters.
  • High speed drivers and receivers, CDR circuits, equalizers.
  • Power amplifiers.
  • Required skill: Must have experience in 40nm and below CMOS technology.
  • Required skill: Must have a demonstrable track record of successful design releases and mass production.
  • Required skill: Must have thorough knowledge of industry standard EDA tools (Cadence, Mentor, Siemens, Ansys etc.)
  • Nice-to-have: Experience with RF and high performance analog block layout such as LNA, mixer, analog to digital converters, references, digital to analog converters etc.
  • Nice-to-have: Experience with floor planning, block level routing and top level chip routing.
  • Really nice-to-have: Knowledge of high performance analog layout considerations such as matching, EM-IR and SOA and mitigation techniques.
  • Really nice-to-have: Experience working with distributed design teams a plus.
  • Must possess strong written and verbal communication skills.

Education:

  • If the candidate has a Bachelor’s degree (BSEE): They should have at least 10 years of relevant work experience.
  • If the candidate has a Master’s degree (MSEE): They should have at least 8 years of relevant work experience.
  • If the candidate has a PhD: They should have at least 4 years of relevant work experience.
  • Manager flexibility: The manager is flexible on the years of experience. For example, if a candidate has a Bachelor’s degree but only 7 years of experience, they may still be considered if they can demonstrate they have the skills and knowledge to perform the job

About us:
At our organization, we take our mission and values to heart! We are on a mission to offer more and better jobs all over the world! Our goal is to care for you while you care for our clients and get you paid the highest pay possible. All our associates working with us are expected to embrace our RACE values: R - Results Matter, A- Approachable, C - Care, and E - Emergency i.e. work with a sense of urgency.

For more relevant job opportunities please visit our website:  Denken Solutions Careers

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Principal RFIC Design Engineer IV in San Jose, CA vacancy
  •  ...accessible over time. That’s where we come in. We combine deep engineering expertise with global-scale manufacturing to deliver the...  ...of data.Job DescriptionESSENTIAL DUTIES AND RESPONSIBILITIES:Designer will be responsible for the design of high performance RF and... 
    Principal
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    4 days ago
  •  ...technology. Founded by UC Berkeley PhDs, our proprietary RFIC architecture delivers 2–4x power reduction for phased array...  ...to scale the team 3X. The Role We're looking for a Principal RFIC Design Engineer to join the core design team. You'll design, simulate, and... 
    Principal
    Full time
    Work at office
    Flexible hours

    Oso Semiconductor Inc.

    Mountain View, CA
    more than 2 months ago
  • RFIC Design Engineer w/Power AmplifierCandidate will be part of a multi-discipline team developing PA, RF switches and front-end modules for the high volume and fast paced cellular handset market. Candidates will have opportunities to participate in all phase of the product... 
    Suggested

    MoTek Technologies

    San Jose, CA
    3 days ago
  • Arrow Electronics is seeking a Design for Test Engineer IV to drive advanced DFT strategy across complex electronic designs in our Engineering & Design organization. You will architect and implement scan, BIST, and boundary scan solutions, optimize test coverage and pattern... 
    Suggested

    Arrow Electronics

    San Jose, CA
    4 days ago
  • $183k - $247.6k

     ...speed broadband connectivity to unserved and underserved communities around the world. Come work at Amazon! The Role:As Senior RFIC Design Engineer, you will engage with an experienced cross-disciplinary staff to conceive and design innovative product solutions. You will... 
    Suggested
    Permanent employment
    Local area
    Flexible hours
    Shift work

    Amazon

    Sunnyvale, CA
    4 days ago
  • $182k - $319k

     ...at least one piece of hardware that we designed, developed, manufactured or service. Celestica...  ...and the top 3 non-X86 server providers engineering solutions for this generation and the...  ...the future together.The Senior Principal, Design Engineering will be responsible... 
    Principal
    Local area

    Celestica

    San Jose, CA
    4 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed... 
    Principal

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $136.5k - $253.5k

     ...world of technology.Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise...  ...Requirements/Qualifications: BS degree in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of... 
    Principal
    Full time

    Cadence Design Systems

    San Jose, CA
    1 day ago
  • $250k - $265k

    Principal ASIC Design Engineer RTL / Microarchitecture / High-Performance Networking Overview Seeking a Principal ASIC Design Engineer to own front-end design for complex, high-performance silicon used in advanced networking and AI infrastructure. This role will work closely... 
    Principal
    Night shift

    Yoh

    Santa Clara, CA
    1 day ago
  • $250.6k - $362.6k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...analysis outputs.Minimum QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related experience, Master’s degree in Engineering... 
    Principal
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $176k - $298k

     ...transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.As a Principal Design Engineer in the NVE Design Engineering Core group at Micron Technology, Inc., you will contribute to the development of memory... 
    Principal
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    5 days ago
  •  ...accessible over time. That’s where we come in. We combine deep engineering expertise with global-scale manufacturing to deliver the...  ...of data.Job DescriptionESSENTIAL DUTIES AND RESPONSIBILITIES:Designer will be responsible for the design of high performance analog... 
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    4 days ago
  • $185k - $230k

     ...enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at Principal Digital Design Engineer: Role Overview Join Astera Labs as a Principal Digital Design Engineer to architect and implement next-... 
    Principal
    Full time
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  • $210.87k - $329.86k

     ...Americas Country: USA State/Province: California City: San Jose SummaryWe are seeking a high-impact, visionary Senior Principal AI Engineer to architect, design, and oversee the next generation of our enterprise hardware intelligence platform. In this role, you will be the... 
    Principal
    Temporary work
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    22 hours ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: Design Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog... 
    Principal

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $232k - $368k

     ...Make the choice and join us today!NVIDIA's Mixed-Signal Design (MSD) Photonics team is building the next generation of...  ...s most advanced AI supercomputers. We are looking for a Principal Photonics IC Design Engineer to serve as the technical lead owning our photonics integrated... 
    Principal
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...future of AI and beyond. Together, we advance your career. THE ROLE:  We are looking for a dynamic, energetic Lead / Principal Systems Design Engineer to join our growing team. As a key contributor to the success of AMD’s product, you will be part of a leading team to... 
    Principal

    AMD

    San Jose, CA
    1 day ago
  • $185k - $240k

     ...Role Overview Astera Labs is redefining the connectivity fabric that powers rack-scale AI infrastructure. As a Principal Physical Design Engineer, you will own the backend implementation of complex, high-performance SoCs that sit at the heart of the world's largest... 
    Principal
    Full time
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  • $142.8k - $274.8k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s...  ....#azurehwjobs#SCHIEResponsibilitiesAs a Principal Engineer - ASIC verification in the Data...  ...cross functional teams, architecture, design, verification, partner teams for project... 
    Principal
    Ongoing contract
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Santa Clara, CA
    2 days ago
  • $230k

    Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests over 4 years. Total first year realistic income $450-500kLocations: San Jose, CA, Irvine, CA or Fort Collins, COIntroductionAre you a seasoned... 
    Principal

    CyberCoders

    San Jose, CA
    3 days ago
  • $185k - $230k

     ...customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at Principal / Senior Principal Design Verification Engineer – CXL / PCIe / Ethernet: Role Overview We are seeking an experienced Principal / Senior... 
    Principal
    Full time
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  • $148.32k - $203.94k

     ...Architect with a minimum of 10 years of experience to lead the design and development of FPGA-based platforms that support internal...  ...initiatives involving CMOS design, MEMS design, systems and test engineering, validation, and production teamsDefine and drive system-level... 
    Principal

    SiTime

    Santa Clara, CA
    3 days ago
  • $136.5k - $253.5k

     ...world of technology.Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise...  ...Requirements/Qualifications: BS degree in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of... 
    Principal
    Full time

    Cadence Design Systems

    San Jose, CA
    1 day ago
  • $158.6k - $317.8k

     ...Design Verification Engineer, Principal Position Title Design Verification Engineer, Principal Location: Santa Clara, CA Work Type: Onsite Employment Type: Permanent Category: Engineering / Architecture Compensation ~ Salary: $158,600 - $317,... 
    Principal
    Permanent employment

    YK Solutions LLC

    Santa Clara, CA
    more than 2 months ago
  • $140k - $200k

     ...Kratos Microwave, Inc., a Kratos' company, is looking for a Principal RF Design Engineer 6 to work onsite at either their San Jose, CA facility or their Folsom, CA facility. Kratos Defense & Security Solutions, Inc. (NASDAQ:KTOS) develops and fields transformative, affordable... 
    Principal
    Full time
    Temporary work
    Work at office

    Kratos Defense

    San Jose, CA
    more than 2 months ago
  • $180k - $255k

     ...better performance, greater energy efficiency, and faster time to value. About the role SambaNova is seeking a Principal Engineer to own the design, integration, and implementation of high-speed IO and memory subsystems within the DataScale® platform. This role is... 
    Principal
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours
    Night shift

    SambaNova

    San Jose, CA
    2 days ago
  • $210.87k - $329.86k

     ...Artificial Intelligence and intelligent automation across its Hardware Engineering organization to improve engineering productivity, reduce manual effort, accelerate development cycles, and improve design quality and first-time-right execution. We are seeking a senior... 
    Principal
    Temporary work
    Local area
    Worldwide
    Shift work

    Celestica International LP

    San Jose, CA
    20 days ago
  • $214.06k - $341.94k

     ...to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and...  ...Systems (ACAS) is looking for a highly skilled engineer that has strong background and hands-on experience on RFIC design. The candidate will be developing next-generation... 
    Principal
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    1 day ago
  • Job Description:Design cost effective controller with high performance, low power and small area for cellular modem. This position...  ...siliconMinimum Qualifications: - Master Degree in Electrical Engineering, Computer Science or Computer Engineering. - At least 5 years... 
    Principal
    Work experience placement

    Baidu

    Sunnyvale, CA
    4 days ago
  •  ...passive optical access networks. The successful product definition engineer has deep technical credibility both inside and outside of...  ...mechanical engineering teams and product management to work through design tradeoffs and feasibility analysis. Refine and iterate with... 
    Principal
    Full time

    Semtech

    San Jose, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal RFIC Design Engineer IV. Be the first to apply!