Principal Physical Design Engineer
$185k - $240kFull-time
Astera Labs
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at
Role Overview
Astera Labs is redefining the connectivity fabric that powers rack-scale AI infrastructure. As a Principal Physical Design Engineer, you will own the backend implementation of complex, high-performance SoCs that sit at the heart of the world's largest AI clusters — driving floorplan, timing, power, and signoff decisions that directly determine product PPA and time-to-market.
This is a hands-on technical leadership role. You will architect physical design methodology, mentor senior engineers, and partner closely with RTL, DFT, analog, and package teams to take our next generation of connectivity silicon from RTL to tapeout on leading-edge nodes.
Key Responsibilities
- End-to-End RTL2GDS Ownership
- Own the full RTL2GDS flow on advanced process nodes — synthesis, floorplan, placement, CTS, routing, and signoff — across Astera's connectivity product portfolio
- Drive block- and chip-level place & route strategy, congestion resolution, and routing convergence on high-frequency, high-density designs
- Architect clock tree synthesis and clocking topology to meet skew, latency, and power targets
- Lead tapeout execution: final ECO closure, GDS handoff, and post-tapeout support through fab
- Timing, Power & Signoff
- Drive multi-mode multi-corner STA closure, low-power implementation (UPF/CPF), and IR/EM analysis to signoff
- Own physical verification (LVS, DRC, antenna, ERC) and reliability signoff through clean closure
- Define methodology for ECO flows, hierarchical timing, and full-chip signoff sign-around
- Technical Leadership & Cross-Functional Partnership
- Partner with RTL, DFT, analog/mixed-signal, package, and CAD teams to converge on floorplan, clocking, and power delivery strategies
- Establish and evolve physical design methodology, scripts, and flows across the team
- Mentor engineers, drive design reviews, and represent Physical Design in program-level technical decisions
Basic Qualifications
- Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
- 8+ years of physical design experience with multiple tapeouts on advanced process nodes (7nm or below)
- Deep expertise in synthesis, place & route, CTS, and timing closure using industry-standard tools (Synopsys Fusion Compiler / ICC2, Cadence Innovus, PrimeTime)
- Strong command of low-power design techniques (multi-Vt, power gating, DVFS, UPF)
- Proficiency in Tcl/Python scripting for flow automation
- Proven track record delivering high-frequency, high-complexity SoC blocks or full-chip implementations to production
Preferred Qualifications
- MS in Electrical Engineering or Computer Engineering
- Experience with high-speed SerDes-heavy designs, PCIe Gen 6/7, or UALink/UCIe-based connectivity SoCs
- Hands-on experience with hierarchical implementation and full-chip integration of large designs (>500M gates)
- Familiarity with EMIR, thermal, and package co-design considerations
- Experience mentoring senior engineers and driving methodology adoption across teams
Salary range is $185,000 to $240,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Principal Physical Design Engineer in San Jose, CA vacancy
$250.6k - $362.6k
.... Because full product development—from design to qualification to production—is within... ...digital world.Your ImpactCollaborate with physical design teams to identify high-value... ...Minimum QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related experience...PrincipalFull timeTemporary workLocal areaFlexible hours$230k
Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests over 4 years. Total first year realistic income $450-500kLocations: San Jose, CA, Irvine, CA or Fort Collins, COIntroductionAre you a seasoned...Principal$168k - $264.5k
...Come join the team and see how you can make a lasting impact on the world.NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding Networking Silicon engineering team, developing the industry's best...SuggestedFull time$168k - $264.5k
We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing....SuggestedFull time- ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As a Principal CAD PCB Physical Design Engineer in the Network Technology Solutions Group, NTSG, you will be responsible for the PCB physical design and the technology...Suggested
$136k - $218.5k
As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network and last... ....What we need to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science or...Full time$168k - $264.5k
...inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of NVIDIA's products -...Full timeRemote work$168k - $264.5k
...limits of current EDA. NVIDIA's interposer designs are among the most complex in the... ...for them is a small group of high-impact engineers who define how that design process works... ...package design along with interposer and IC physical design.Strong expertise in developing...Full time$136k - $218.5k
.... This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join...Full timeShift work$164.47k - $269.1k
...better brings. We work every single day to design and manufacture silicon products that... ...products that will power the coming era of physical AI systems-beyond the reach of GPUs and... ...are seeking a senior physical design engineer who is passionate about driving innovation...Full timeInternshipLocal areaImmediate startShift work$183k - $247.6k
...support for customers who require specialized security solutions for their cloud services.We are seeking an experienced Sr. Physical Design STA Engineer to build the next generation of our cloud server platforms. Our success depends on our world-class infrastructure; we’re...Full timeLocal areaFlexible hours$138k - $206k
...part of a global leader whose innovative designs are pushing the boundaries of what’s... ...closely with both hardware and software engineers to identify and address the unique challenges... ...Work policy.What You’ll DoOwn the physical implementation of memory-centric computing...Work at officeFlexible hoursNight shift$100k
...problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D) Physical Implementation from RTL to GDSII. This role demands deep expertise in full...Permanent employmentRemote work$200k - $250k
Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and... ...standards and criteria are consistently met.Partner with physical design teams to review timing reports, perform STA, write...Principal$100k
...hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives the implementation methodology, automation strategy, and signoff infrastructure for high-...Permanent employmentRemote work$129.4k - $207k
...)2. If you already have a Candidate Account, please Sign-In before you apply.Job Description:Broadcom is searching for a Physical IC Design Engineer to join the Data Center Solutions Group at our main campus in Colorado Springs, Colorado. This position involves working...Full timeLocal areaRemote work$183k - $247.6k
Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve... ...of emergent technologies. We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures,...Local areaFlexible hours$100k
...contributors of all seniorities.We’re looking for a Timing Engineer to join our silicon team. In this role, you’ll... ...and closure for complex, high-performance designs. You’ll collaborate closely with logic, DFT, and physical design teams to debug constraints, optimize...Permanent employment$140k - $229.8k
Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a leading technology... ...ASIC Team is actively seeking candidates for several physical design engineering positions in our SOC and core design team. As a...Work experience placementWork from home$100k
...hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks for our industry-leading CPU and AI/ML architectures. You'll own the complete implementation...Permanent employment$170k - $220k
Job description: We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our client who designs and delivers advanced System-on-Chip solutions across multiple emerging technologies. They provide high-performance custom solutions for cutting...Local area$100k
...commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.As a Senior Chiplet Physical Design Engineer at Tenstorrent, you will work on a high-profile, cutting-edge program designing and integrating multiple chiplets into a...Permanent employment- Position:Physical Design Engineer II (eInfochips Inc)Job Description:What You'll Be Doing:Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals.Work closely with architects, RTL designers, and DFT engineers to...Full timeWork at office
$100k
...We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU System-on-Chip designs. You'll orchestrate cross-disciplinary...Permanent employment- ...That’s where we come in. We combine deep engineering expertise with global-scale... ...DescriptionESSENTIAL DUTIES AND RESPONSIBILITIES:Designer will be responsible for the design of high... ...including domestic partnership status), physical disability, mental disability, medical condition...PrincipalTemporary workImmediate startRemote workWorldwideFlexible hoursShift work
$136.5k - $253.5k
...Cadence is a pivotal leader in electronic design, building upon more than 30 years of... ...employee-friendly policies focus on the physical and mental well-being of employees, career... ...Qualifications: BS degree in Electrical Engineering with a minimum of 7 years of experience...PrincipalFull time$250k - $265k
Principal ASIC Design Engineer RTL / Microarchitecture / High-Performance Networking Overview Seeking a Principal ASIC Design Engineer to own front... ...with architecture, verification, emulation, DFT, and physical design teams to translate product requirements into robust...PrincipalNight shift$176k - $298k
...world to learn, communicate and advance faster than ever.As a Principal Design Engineer in the NVE Design Engineering Core group at Micron... ...Verilog) Proficient fundamentals in semiconductor and device physics and analog/mixed-signal circuit design. An understanding of...PrincipalFull timeLocal areaImmediate start$200k - $250k
Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and... ...architects, RTL designers, firmware/driver teams (ARM), and physical design to resolve verification issues and ensure...Principal$154k - $286k
...This is an opportunity to join a dynamic team of experienced engineers developing physical IP for industry-standard high-speed serial-links. The... .... The candidate will contribute to all mixed-signal design, verification, and testing aspects. This includes circuit...PrincipalFull time
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal Physical Design Engineer. Be the first to apply!
Related searches
- director data engineering San Jose, CA
- principal engineer San Jose, CA
- senior chief engineer San Jose, CA
- principal infrastructure engineer San Jose, CA
- principal data engineer San Jose, CA
- senior civil engineer project manager San Jose, CA
- chief engineer San Jose, CA
- project engineer assistant project manager San Jose, CA
- director software engineering San Jose, CA
- principal network engineer San Jose, CA