Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Engineering Lead - SoC IP DMA

$216.2k - $394k

Jobleads-US

ASIC Design Engineering Lead - SoC IP DMA

In this highly visible, hands-on role, you will lead a team of engineers at the center of Apple's SOC IP DMA design effort. Balancing equal parts people management and technical leadership, you will guide your team through the full front-end design cycle, including microarchitecture, RTL delivery, and debug. Your leadership will ensure silicon-ready quality while fostering a culture of teamwork and collaboration, continuous learning, and engineering excellence. Your work will have direct impact on products used by millions of people worldwide.

Description

  • Work closely with the platform architecture team to understand and refine architectural requirements
  • Lead your team to define and document the micro-architecture
  • Provide high-level technical guidance, drive micro-architectural decisions, review team members’ work and provide feedback, and ensure quality and across the team's design work
  • Actively drive the development of design infrastructure, automation, and strategic use of AI and other emerging tools
  • Be hands-on with the all activities of the team, e.g. micro-architecture, RTL design, verification strategy, debug, and infrastructure development
  • Scope features, generate effort, area, and power estimates, and create bottoms-up project schedules and resourcing plans.
  • Partner with architecture, IP integration, chip integration, design verification, and formal verification teams to align on plans, milestones, and deliverables
  • Track execution, surface and resolve risks early, and communicate clearly to management and stakeholders
  • Lead, mentor, and grow a team of engineers; actively invest in each person's technical and professional development
  • Build a team culture grounded in teamwork and collaboration, intellectual honesty, design/idea sharing, and a genuine growth mindset
  • Manage interpersonal dynamics thoughtfully and cultivate strong relationships within the team and with cross-functional teams

Minimum Qualifications

  • BS and a minimum of 20 years relevant industry experience

Preferred Qualifications

  • 10+ years of hands-on experience in front-end ASIC design
  • Experience in technical leadership: accountable for multi-person deliverables, setting technical direction, and interfacing effectively with management and cross-functional partners.
  • Experience managing people on a team strongly desired
  • Outstanding written and verbal communication skills and cross-functional collaboration instincts
  • Excellent project planning and execution skills: bottom-up scheduling, effort, area, and power estimation, milestone planning and execution, and resource management
  • Solid understanding of SoC architecture and high performance designs particularly for high speed networking, AI/ML compute, image and video processing, and/or memory subsystems
  • Understanding of design concepts including arbitration, flow control, address translation, caching, bandwidth, pipelining, real time quality-of-service, and AMBA protocols, (AXI, APB, etc.).
  • Understanding of low-power design techniques including clock gating, power gating, and logic depth; Understanding of timing optimization and high-frequency design
  • Track record of driving innovation through building tools, infrastructure, and automation, and strategic use of emerging technologies including AI.

Compensation and Benefits

In this role you will earn a base pay in the range $216,200 to $394,000, depending on skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

  • Comprehensive medical and dental coverage
  • retirement benefits
  • a range of discounted products and free services
  • reimbursement for certain educational expenses — including tuition
  • discretionary bonuses or commission payments
  • relocation

Learn more about Apple Benefits

Apple accepts applications to this posting on an ongoing basis.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

#J-18808-Ljbffr Jobleads-US
Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the ASIC Design Engineering Lead - SoC IP DMA in Sunnyvale, CA vacancy
  •  ...In this highly visible hands-on role you will lead a team of engineers at the center of Apples SOC IP DMA design effort. Balancing equal parts people management and...  ...by millions of people worldwide. As a hands-on ASIC Design Engineering Lead you will split your time... 
    Suggested
    Full time
    Worldwide

    Apple

    Sunnyvale, CA
    4 days ago
  • $192k - $278k

     ...primary point of contact for IP and SoC functional verification...  ...with architecture, design teams, Sival and SW...  ...s degree in Electrical Engineering, Computer Engineering,...  ...architecture.Experience leading design verification of an SoC or large ASICs.Experience in collaborating... 
    Suggested
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  • $167k - $275k

     ...GlobalFoundries:GlobalFoundries is a leading full-service semiconductor...  ...a unique combination of design, development, and fabrication...  ...next-generation processor and SoC IP solutions. This role provides...  ...for a team of digital design engineers, driving architecture... 
    Suggested
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    4 days ago
  • $116k - $189.75k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible...  .... The team collaborates with the front design team to understand the clocking requirements...  ...clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams.... 
    Suggested
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC...  ...Engineers to implement the world’s leading SoC's and GPU's. This position...  ...tasks.Work on a broad list of IPs such as GPU's work scheduler...  ...interrupt controllers, and DMA engines.Architect features... 
    Suggested
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...Apple Inc. in Sunnyvale is seeking an experienced ASIC Design Engineering Lead to head a team central to the SoC IP DMA design effort. The role blends people management with strong technical leadership across micro-architecture, RTL delivery, and debug to ensure silicon... 

    Jobleads-US

    Sunnyvale, CA
    3 days ago
  • $230k

    Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests over 4 years. Total first...  ...end customer ASIC programs: RFQs, technology planning, IP integration, design, test, packaging, fabrication, bring... 

    CyberCoders

    San Jose, CA
    1 day ago
  • $168k - $264.5k

     ...is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation...  ...specifically requires a skilled ASIC Verification Engineer with...  ...across complex SoC designs. This position demands a motivated...  ...chip integration, covering DMA, routing, arbitration, ordering... 
    Full time
    Night shift

    Nvidia

    Santa Clara, CA
    5 days ago
  • $195k - $226k

     ...Job Description Job Description Staff ASIC/SoC Design Engineer Location: Santa Clara, CA | Candidates must currently reside in California...  ...benefits.   About the Company Our client is a leading fabless semiconductor company at the forefront of edge AI-based... 
    Full time
    Flexible hours

    Certified Employment Group

    Santa Clara, CA
    25 days ago
  • $167k - $275k

     ...GlobalFoundries: GlobalFoundries is a leading full-service semiconductor...  ...a unique combination of design, development, and fabrication...  ...Role: The PMTS Digital Design Engineer will lead the architecture implementation...  ...the ability to drive complex SoC development programs from... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    4 days ago
  • $175k - $280k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    4 days ago
  • $160k - $275k

     ...availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-...  ..., and other key technologies in leading-edge process nodes.What You'll Do HereContribute...  ...8 years of industry experience in ASIC Physical DesignGreat interpersonal and communication... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or...  ...highly skilled Senior ASIC Design Engineer to lead the design and development of...  ...Microarchitecture and SOC designs.Collaborate with cross...  ...compliance with standards.Engage in IP design and integration,... 

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself over two decades...  ..., design, implementation, and verification of DFT IPs for our next-generation SoC products. You’ll help drive innovation across the full... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team!...  ..., integrating advanced ASICs, and partnering with experts...  ...redefining computer graphics—to leading the charge in AI and deep learning...  ...be doing:Integrate diverse IP blocks to build NVIDIA’s next... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $116k - $189.75k

     ...technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products support everything...  ...deliver world-class RTL builds.Working on a diverse list of IPs, including GPU's time distribution system, engine... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $220.92k - $311.89k

     ...seeking a highly experienced a Director, SoC Design Engineering, to lead the functional verification efforts...  ...- Oversee the integration of multiple IPs such as PCIe Gen6/7, DDR5/6, and Ethernet...  ...IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    1 day ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation...  .../ UALink, High-Speed SoC DesignPosition OverviewAs...  ...of high-performance ASICs that power industry-leading products for hyperscale and...  ...with cross-functional teams, IP vendors, and customers.... 

    CyberCoders

    Santa Clara, CA
    5 days ago
  • $140k - $229.8k

     ...Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a leading technology innovator,...  ...is seeking Hardware Design engineers with solid...  ...Design, Validation, IP development,...  ...PhD preferred.Keywords:SoC (system on chip), Security... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation...  ..., High-Speed SoC, PCIe / UALink / SerDes...  ...speed SoC verification to lead verification efforts...  ...execution for complex IP (PCIe, SerDes, UALink,...  ...scenarios involving DMA, interrupts, and memory... 

    CyberCoders

    Santa Clara, CA
    5 days ago
  • $107.4k - $161.2k

     ...Technologies, Inc. Job Area: Engineering Group, Engineering Group ASICS Engineering General Summary: As a leading technology innovator,...  ..., you will define, model, design (digital and/or analog),...  ..., implement, and document IP (block/SoC) development for a variety... 
    Work from home

    Qualcomm

    Santa Clara, CA
    4 days ago
  •  ...NVIDIA Corporation is seeking an ASIC Design Engineer for our Santa Clara, CA team. You will implement GPU sub-system modules, perform architectural trade-offs, and deliver fully verified RTL designs meeting timing and power goals. Requirements include a Master’s in... 

    Jobleads-US

    Santa Clara, CA
    5 days ago
  • $163k - $236k

     ...of complex digital design blocks by understanding...  ...with design engineers to identify important...  ...SystemVerilog/UVM for ASICs.Preferred...  ...with three or more SoC projects/cycles and...  ...verifying interconnect IPs.In this role, you’ll...  ...the future of world-leading hyperscale computing... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $98.6k - $133.4k

    ASIC/FPGA Design and Verification Engineer - Space Electronics - MTV (Associate, Experienced, or Lead)Company:The Boeing CompanyBoeing Space, Intelligence...  ...some of the most complex SoCs in the world. We develop robust...  ...using the latest ARM IP to enable high-integrity,... 
    Permanent employment
    Full time
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Boeing

    Mountain View, CA
    1 day ago
  • $192k - $278k

    Lead the physical design implementation and strategy for high-performance silicon...  ...Collaborate with external EDA and IP vendors to improve flows and...  ...'s degree in Electrical Engineering, Computer Engineering,...  ...timing closure for high-speed ASICs across various process nodes... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $176.6k - $247.3k

     ...across all industries.Custom SoCs (System on Chip) live at...  ...be responsible for the design and optimization of...  ...technologies. We’re looking for an ASIC Design Eengineer to help...  ...an ASIC Design Engineer, you will:• Develop and...  ...multiple levels of logic from IP blocks to SoCs to full... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    3 days ago
  • $175k - $280k

     ...enabling human life on Mars.SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX...  ..., product engineering, ASIC implementation). In this role,...  ...verifiedProvide timing constraint for those IPs and support the physical...  ...and power optimizationASIC/SoC system integration... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  •  ...your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and...  ...team, you will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON... 
    Night shift

    AMD

    Santa Clara, CA
    2 days ago
  • $200k - $290k

     ...Cerebras to deliver industry-leading training and inference speeds...  ...The Role:As a senior front-end design engineer, you will be a key part of...  ...integration and third-party IP integration.Demonstrated experience...  ...Experience managing external ASIC vendor through product... 
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    4 days ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team, you will have the opportunity to tap into the unlimited potential of AI and change the... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Engineering Lead - SoC IP DMA. Be the first to apply!