Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Design Engineer

$250k - $290k

Piper Companies

Piper Companies is looking for a Senior ASIC Design Engineer to join a cutting-edge AI networking company onsite in Saratoga, CA Monday - Friday , to help define and build the next generation of high-performance networking ASICs. The ideal Senior ASIC Design Engineer will bridge the gap between high-level system design and ASIC implementation to help shape the future of data communication.

Responsibilities for the Senior ASIC Design Engineer:
  • Work with the CTO and engineering teams to translate system-level requirements into detailed ASIC architecture.
  • Lead architectural modeling and analysis to ensure optimal throughput, latency, and power efficiency.
  • Collaborate with RTL, Verification, Physical Design, and Firmware teams to ensure seamless implementation.
  • Drive integration of high-speed I/O and third-party IPs into the ASIC design.
Qualifications for Senior ASIC Design Engineer:
  • 10+ years of experience as an Chip Architect, preferably in networking or high-performance computing (Routers, Switches, GPU, CPU, Data Center, etc)
  • Must be eligible to work in the United States and obtain and maintain an Active U.S. Government Secret Clearance.
  • Deep understanding of networking protocols (Ethernet, TCP/IP, VLAN, MPLS, RoCE) and their hardware implications.
  • Proven experience in architecture design, performance modeling, and architectural trade-offs.
  • Familiarity with high-speed I/O (PCIe Gen5/Gen6, SerDes) and software control plane interfaces.
  • Experience across the full ASIC development lifecycle-from concept to silicon validation.
  • Master's degree in Electrical Engineering or related field required.
Compensation/Benefits for the Senior ASIC Design Engineer:
  • Salary Range: $250,000 - $290,000 annually (based on experience and qualifications)
  • Comprehensive Benefits: Medical, Dental, Vision, 401K, PTO, Sick Leave (if required by law), and Holidays
This job opens for applications on 6/15/2026. Applications for this job will be accepted for at least 30 days from the posting date.

Keywords: ASIC, ASIC Architect, Networking ASIC, AI Networking, Design, Microarchitecture, Performance Modeling, PCIe, SerDes, Ethernet, TCP/IP, RoCE, High-Speed Datapath, Silicon Validation, System-on-Chip, SoC Architecture, Hardware Design, IP Integration, Physical Design, Firmware Interface, Chip Architect, DPU, CPU, SOC

#LI-BR1

#LI-ON SITE
Vacancy posted 15 hours ago
Similar jobs that could be interesting for youBased on the Senior ASIC Design Engineer in Saratoga, CA vacancy
  • $150k - $220k

     ...orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated...  ...our overall quality of life. We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the configuration... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    eSpace

    Saratoga, CA
    14 hours ago
  • $150k - $220k

    E-Spac is seeking a Senior ASIC Design Engineer based in Saratoga, California, to lead the integration and verification of Arm processor IP for satellite IoT systems. This role requires 7+ years of experience in ASIC/SoC design, proficiency in RTL design using SystemVerilog... 
    Senior

    E-Spac

    Saratoga, CA
    4 days ago
  • $120k - $220k

    E-Space is looking for an experienced Physical Design Engineer to lead complex ASIC and SoC designs. With a focus on innovative satellite technology, you'll work with cutting-edge tools like Cadence Innovus. The role requires a minimum of 8 years of experience in physical... 
    Senior

    E-Space

    Saratoga, CA
    3 days ago
  • $153.2k - $229.8k

     ...Qualcomm is seeking an experienced ASIC Engineer to drive the development of high-performance IP for world-class products in Santa Clara,...  ...candidate should have at least 4 years of experience in ASIC design and possess a relevant degree. Responsibilities include defining... 
    Senior

    Qualcomm

    Santa Clara, CA
    4 days ago
  •  ...SPACE EXPLORATION TECHNOLOGIES CORP (SpaceX) in Sunnyvale, CA is looking for a Sr. SOC/ASIC Physical Design Engineer. The role involves developing cutting-edge silicon for deployment in space and improving physical design methodologies to enhance the Starlink network.... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    4 days ago
  • $120k - $192k

     ...Itlearn360 is seeking a Senior ASIC Physical Design Engineer to contribute to SerDes connectivity ASICs at their data center products. Candidates should have an MS in Electrical or Computer Engineering and over 6 years of physical design experience. This role requires... 
    Senior

    Itlearn360

    San Jose, CA
    4 days ago
  • $170k - $235k

     ...United States Digital Space LLC in Sunnyvale, CA is seeking a Sr. RTL Design Engineer to innovate and develop next-generation ASICs for deployment in space and ground infrastructures. The ideal candidate will have over 5 years of experience in RTL implementation and a... 
    Senior

    United States Digital Space LLC

    Sunnyvale, CA
    2 days ago
  •  ...Job Title Job Responsibilities • To help develop an ASIC for our automotive and Data Center artificial intelligence computing architecture...  ...• MS with 10+ years or PhD with 8+ years, 5+ years in ASIC design team lead. • Experience in logic design on high-performance... 
    Senior

    Sql Pager LLC

    Sunnyvale, CA
    1 day ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    21 hours ago
  • $170k - $230k

    SpaceX is seeking a Sr. SOC/ASIC Physical Design Engineer to develop next-generation silicon for space and ground infrastructures. You'll work with top engineers across various disciplines to enhance the Starlink network, enabling connectivity globally. Ideal candidates... 
    Senior

    jobr.pro

    Sunnyvale, CA
    3 days ago
  • $163k - $237k

    Google Inc. in Sunnyvale is seeking a Senior Physical Design Flow and Methodology Engineer to shape AI/ML hardware acceleration. You will drive TPU technology,...  ...millions worldwide, ensuring high-quality results for all ASIC tapeouts. The ideal candidate has at least 8 years of... 
    Senior
    Worldwide

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • A leading technology company in Santa Clara is seeking an experienced Compiler Circuit Design Engineer to contribute to innovative ASIC design. In this role, you will drive the development of SRAM and register files, collaborate with compiler vendors, and integrate new... 
    Senior

    Apple Inc.

    Santa Clara, CA
    2 days ago
  • $181.1k - $318.4k

    Apple Inc. in Sunnyvale, California is seeking a Wireless Design Engineer to join their wireless silicon development team. This role involves...  ...specifications, and ensuring high performance low power ASIC designs. The ideal candidate should have at least a BS degree... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    21 hours ago
  • $110k - $300k

     ...A leading technology company in San Jose is seeking an experienced ASIC/SoC Engineer to lead RTL design, simulation, and verification efforts. The ideal candidate will have a strong background in electrical engineering with expertise in RTL design, Verilog, and System... 
    Senior

    TETRAMEM INC

    San Jose, CA
    4 days ago
  •  ...satisfy functional, physical and testing design requirements. Engage with multiple teams...  ...teams. Get involved in end-to-end cycle of ASIC execution starting from micro‑arch,...  ...bring‑up. Qualifications BS in Electrical Engineering or equivalent experience (MS preferred) 3... 
    Senior
    Work experience placement

    NVIDIA Gruppe

    Santa Clara, CA
    3 days ago
  • $136k - $212.75k

     ...protected by law.The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects...  ...of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The... 
    Senior
    Work experience placement

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  •  ...Broadcom Inc. is looking for a Physical Design Engineer to join the ASIC Products Division in San Jose, CA. This role involves working with cutting-edge technology to drive next-gen AI designs while executing Physical Design and Verification processes. The ideal candidate... 
    Senior

    Broadcom Corporation

    San Jose, CA
    4 days ago
  • $136k - $218.5k

    We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • A leading technology company is seeking a Cellular ASIC Design Engineer to develop and optimize the design and methodology for integrated circuits in advanced process technologies. The role requires a strong VLSI background, with responsibilities including timing closure... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    4 days ago
  • $136k - $264.5k

    A leading technology company in Santa Clara seeks an experienced ASIC Design Engineer to design GPU sub-systems and implement architectural features. The ideal candidate has over 5 years of ASIC development experience, a master's degree in electrical or computer engineering... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • NVIDIA Gruppe is looking for a skilled physical designer to handle the design and implementation of GPUs and other ASICs targeted at diverse markets such as desktop and mobile. Ideal candidates will possess at least 5 years of experience in VLSI design implementation,... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    3 days ago
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    2 days ago
  • Advanced Micro Devices is seeking a Senior ASIC Design Engineer in Santa Clara, CA, to architect and design DPU ASICs for AI networking workloads. The role involves collaborating on the full ASIC lifecycle and ensuring high-speed, complex ASIC development. The ideal candidate... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    3 days ago
  • $90 per hour

     ...with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive cutting edge designs from concept to silicon to the future of mobility. Senior ASIC Front-End Design Engineer Summary: As a Senior... 
    Senior
    Flexible hours

    Ethernovia, Inc.

    San Jose, CA
    14 hours ago
  • $120k - $220k

     ...system that will fundamentally change the design, economics, manufacturing and service...  ...methodology development and mentor junior engineers WHAT YOU BRING TO THIS ROLE: Minimum 8+ years...  ...in physical design of complex digital ASICs or SoCs Deep expertise in Cadence Innovus... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship

    eSpace

    Saratoga, CA
    4 days ago
  •  ...You will contribute to the ASIC (chip) design for high-performance network chips: AINIC...  ...design, Physical Design teams, and product engineers to achieve first pass silicon success....  ...A successful candidate will work with senior silicon design engineers. The candidate... 
    Senior

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA Gruppe in Santa Clara is looking for a talented engineer to join their Clocks team. This role involves architecting clock domains...  ...Engineering or equivalent, 3+ years of experience in RTL design, strong skills in Python, and excellent interpersonal abilities... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    3 days ago
  • $168k - $336k

     ...intelligence, inspiring the world to learn, communicate and advance faster than ever. What’s Encouraged Daily: As a Senior ASIC Design Engineer and domain expert, you will perform logic design across the full ASIC lifecycle from specifications and microarchitecture... 
    Senior
    Full time
    Local area
    Immediate start

    Micron Technology

    San Jose, CA
    13 hours ago
  •  ...A tech-focused company in San Jose is seeking exceptional Physical Design engineers to own block-level implementation and verification. Responsibilities include driving timing closure and PPA optimization, collaborating with RTL Designers, and supervising design flow... 
    Senior

    ETCHED LLC

    San Jose, CA
    4 days ago
  • $60 - $62.5 per hour

     ...SoC RTL Design Engineer San Jose, CA: 100% Onsite 6 + Months $60-$62.50/HR Role: Lead advanced CMOS SoC design using ARM...  ..., timing closure, and bring-up Requirements: ASIC design flow experience Expert RTL coding/debugging... 
    Worldwide

    Dexian

    Campbell, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Design Engineer. Be the first to apply!