Get new jobs by email
  •  ...A leading tech company is seeking an ASIC Design Verification Engineer I in San Francisco, CA. You will work collaboratively with a talented team on innovative communications and network processing silicon. Candidates should have recent or current Bachelors degree studies... 
    Suggested
    Full time

    Cisco

    San Francisco, CA
    2 hours agonew
  •  ...A leading technology company is seeking an ASIC Design Verification Engineer to optimize low latency SoCs for critical applications. The ideal candidate will have extensive experience in design verification, UVM, and a strong background in programming. In this role, you... 
    Suggested
    Full time

    SQL Pager LLC

    San Francisco, CA
    11 days ago
  • $181.1k - $318.4k

    A leading technology company in San Francisco seeks a PHY Design Verification Engineer to join its wireless silicon development team. The role involves pre-silicon RTL verification of wireless PHY and its interfaces, requiring advanced knowledge in Verilog and SystemVerilog... 
    Suggested
    Full time

    Apple Inc.

    San Francisco, CA
    11 days ago
  •  ...A leading technology company is seeking recent graduates for an ASIC engineering role in San Francisco. You'll be part of a dynamic team, collaborating with experts in the field to develop innovative communications and network processing solutions. Candidates should have... 
    Suggested
    Full time

    Cisco Systems

    San Francisco, CA
    2 hours agonew
  •  ...challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer! As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products that... 
    Suggested
    Full time
    Work experience placement

    Apple Inc.

    San Francisco, CA
    11 days ago
  •  ...OpenAI is developing custom silicon to power the next generation of frontier AI models. Were looking for experienced Design Verification (DV) Engineers to ensure functional correctness and robust design for our cutting-edge ML accelerators. You will play a key role in... 
    Suggested
    Full time

    OpenAI

    San Francisco, CA
    11 days ago
  •  ...Title Design Verification Engineer Internal IP Location Bay Area (hybrid) or Toronto About the Company A fast-growing AI startup designing next-generation compute hardware. The company specializes in building high-performance IP blocks and accelerators... 
    Suggested
    Full time

    Amadeus Search

    San Francisco, CA
    1 day ago
  • $190k - $265k

     ...Join to apply for the Design Verification Engineer role at Eridu AI Join to apply for the Design Verification Engineer role at Eridu...  ...efficiency. The companys solutions and value proposition have been validated by several leading hyperscalers. The company is led by a... 
    Suggested
    Full time

    Eridu AI

    San Francisco, CA
    11 days ago
  •  ...ASIC Design Verification Engineer Client Overview Our client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, we are targeting best in class latency with order of magnitude improvements for years to come. Low... 
    Suggested
    Full time
    Night shift

    SQL Pager LLC

    Sunnyvale, CA
    11 days ago
  •  ...A leading technology company in San Francisco is seeking a highly skilled design verification engineer to ensure bug-free first silicon for new products. The role involves developing methodologies for verification, creating test plans, and utilizing advanced tools and... 
    Suggested
    Full time

    Apple Inc.

    San Francisco, CA
    11 days ago
  • $94.2k - $137.5k

     ...Cisco, including marketing, system hardware, software, product engineering, and manufacturing. Through this collaboration, members of...  ...and processor architecture, high-speed logic design and verification, digital signal processing, memory and custom library development... 
    Suggested
    Full time
    Local area
    Flexible hours

    Cisco Systems

    San Francisco, CA
    2 hours agonew
  • $181.1k - $318.4k

     ...which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design,...  ...and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly... 
    Suggested
    Full time
    Relocation

    Apple Inc.

    San Francisco, CA
    11 days ago
  • $147.4k - $272.1k

     ...challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer! As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products that... 
    Suggested
    Full time
    Work experience placement
    Relocation

    Apple Inc.

    San Francisco, CA
    2 days ago
  •  ...independent training company serving the semiconductor design and verification marketplace. This fast growing yet boutique style training...  ...and then effectively engage an audience and present complex engineering topics. This is no ordinary engineering role, but rather... 
    Suggested
    Full time

    EDA CAREERS, (Technology Futures Inc).

    San Francisco, CA
    2 days ago
  •  ...A leading technology company seeks a hardworking design verification engineer in San Francisco. This role includes developing test plans and methodologies to ensure bug-free silicon for cutting-edge products. Candidates should have a BS degree with at least 3 years of... 
    Suggested
    Full time

    Apple Inc.

    San Francisco, CA
    2 days ago
  • $195k - $265k

     ...and value proposition have been widely validated with several hyperscalers. Base pay...  ...Key Responsibilities Specialized Verification Strategy: Develop verification infrastructure...  .... Offer actionable feedback to design engineers, focusing on identifying gaps and... 
    Full time

    Eridu

    San Francisco, CA
    7 days ago
  •  ...nextgeneration performance and efficiency across highly complex hardware and software ecosystems. They are seeking a Design Verification Engineer with deep expertise in SystemVerilog/UVM and digital ASIC verification. This role is critical for ensuring robust, reusable... 
    Full time
    Worldwide

    Quix Recruitment Group Ltd

    San Francisco, CA
    11 days ago
  •  ...and AI chip startups. They operate at the cutting edge of AI and semiconductor design. They are seeking an experienced Design Verification Engineer with expertise in UVM. Their focus is on building verification platforms using LLMs to automate and accelerate chip... 
    Full time

    EDA CAREERS, (Technology Futures Inc).

    San Francisco, CA
    11 days ago
  •  ...Job Description Role: Validation Engineer (Veeva Vault expertise) Location: San Francisco, California, United States We are seeking an experienced Computer System Validation (CSV) Engineer with strong Veeva Vault expertise to support validation activities... 

    United Pharma Technologies Inc

    San Francisco, CA
    2 days ago
  •  ...pharmaceutical company in Los Angeles is in immediate need of a CQV Engineer for a 12-month project , this is an onsite position and is 40...  ...etc.), CIP, Filter Press, Centrifuge, CIP skids and Cleaning Validation; this experience is preferred in case they need additional... 
    Temporary work
    Immediate start
    Shift work

    Redbock - an NES Fircroft company

    Pasadena, CA
    9 days ago
  • $195k - $265k

     ...A Silicon Valley hardware startup seeks a Mid-Senior ASIC Verification Engineer to lead verification strategies for innovative AI networking technology. The role involves developing ASIC test cases, ensuring compliance with standards, and delivering coverage analysis.... 
    Full time

    Eridu

    San Francisco, CA
    7 days ago
  •  ...An innovative startup at the forefront of AI and semiconductor design is seeking a Design Verification Engineer with expertise in UVM. This role offers the opportunity to work on cutting-edge technologies that automate chip development using AI. As part of a small, elite... 
    Full time

    EDA CAREERS, (Technology Futures Inc).

    San Francisco, CA
    2 days ago
  • $112k - $224k

     ...energy solutions provider in San Francisco is seeking a Test Engineer to develop and implement testing systems for their new electromechanical...  ...with various engineering teams to ensure robust product validation and improve testing mechanisms. The role offers a salary range... 
    Full time

    Redwood Materials

    San Francisco, CA
    2 hours agonew
  • $49 per hour

    Job Description Job Description Yoh is looking for a Test Engineer to come in and join our Biotech/ Pharma client for their state of the art manufacturing building. The ideal individual will come in with Bachelor’s degree in Engineering: Mechanical, Electrical or Manufacturing... 
    Contract work
    Worldwide

    Yoh, A Day & Zimmermann Company

    Pleasanton, CA
    8 hours agonew
  • $103.9k - $140.6k

     ...robots to make more intelligent and safe decisions.   Role Overview: We are seeking a highly skilled and motivated Verification and Validation (V&V) Engineer to join our team, focusing on the rigorous testing and quality assurance of our cutting-edge LiDAR products. This... 
    Flexible hours

    Aeva Inc.

    Mountain View, CA
    8 days ago
  • $150k - $200k

     ...10-50x more efficient. Also. is looking for a Vehicle Test Engineer to play a key role in defining and supporting reliability/durability...  ...teams. Support test planning and execution for fleet based validation activities to help drive edge case extraction, localized... 
    Full time
    Local area
    Flexible hours

    ALSO.

    California
    8 days ago
  • $80k - $250k

     ...design house. We are a team of 700 talented engineers, with our main office located in Lund,...  ...We are seeking a skilled Mixed-Signal Verification Engineer to join our team in the Bay...  ...RESPONSIBILITIES ~ Review, simulate, and validate analog designs (non-design role) ~“... 
    Temporary work
    Work experience placement
    Work at office
    Flexible hours

    Sigma Connectivity Inc.

    California
    more than 2 months ago
  •  ...Job Responsibilities: Define electrical verification methodologies for each of the different systems by working with researchers, architects...  ...~5-10 years of experience working as a verification engineer ~ Proficient with UVM and integration verification ~ Experience... 

    SGS Consulting

    California
    9 days ago
  •  ...things they love with their devices. Learn from the best Formal Verification team in the world and acquire experience being at the center...  ...quickly. Description As a formal verification engineer working the complete formal verification for single or multiple... 
    Relocation

    Apple Inc.

    Cupertino, CA
    more than 2 months ago
  • Job Description Job Description Position is located in Apple Valley CA. JOB SUMMARY Provides engineering support in a dynamic manufacturing environment. Draws on experience and engineering knowledge to resolve technical problems related to production. Interprets blueprints... 
    Permanent employment
    Full time
    Contract work

    Tube Bending Technology, LLC

    Victorville, CA
    8 hours agonew