Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC/SOC Silicon Physical Design Engineer

$120k - $200k

Matx

ASIC/SOC Silicon Physical Design Engineer

Mountain View, CA

MatX's mission is to make the world’s best AI models run as efficiently as allowed by physics, bringing the world years ahead in AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Silicon Physical Design Engineers will be responsible for developing performant and functionally correct silicon for MatX products across compute, memory management, high-speed connectivity, and other key technologies in leading-edge process nodes.

Responsibilities
  • Contribute to MatX’s Physical Design methodology to achieve a scalable solution across block, subsystem, and fullchip designs from RTL to GDSII
  • Own entire subsystems or subsets and/or chip-level Physical Design deliverables including but not limited to: construction (partitioning, floorplanning, synthesis, place & route, clocking) and sign-off (equivalency, extraction, timing, power estimation, EMIR, physical verification)
  • Plan and drive intermediate and sign-off reviews. Report execution progress towards various silicon milestones including design freeze and tapeout
  • Work closely with the Design, DFT, and other Physical Design co-owners of the subsystem/block in question to deliver best-in-class Performance-Power-Area results
Requirements
  • Bachelor of Science in Electrical Engineering or equivalent
  • Minimum 8 years of industry experience in ASIC Physical Design
  • Great interpersonal and communication skills
  • Strong proficiency in programming languages such as Perl, Python, and TCL
  • Expertise driving Physical Design construction and sign-off for blocks, subsystems, and/or fullchip from early RTL to production silicon
  • Experience collaborating with Design, Verification, and DFT teams to structure, partition, and optimize designs for PPA through sign-off
Preferred Experience
  • 8 years of industry experience in ASIC Physical Design
  • Experience working with third-party Design Services partners
Compensation

The US base salary for this full-time position is determined based on a variety of factors including role, experience, location, job related skills, and relevant education and training. Career length is only a guideline for compensation. Our offers allow candidates to swap cash for equity. The broad ranges for mid/senior candidates reflect greater flexibility for cash/equity swap.

  • 0-5 years of experience - $120,000 - $200,000 + equity
  • 5-10 years of experience - $120,000 -$300,000 + equity
  • 10+ years experience - $120,000 - $400,000 + equity

All candidates must be authorized to work in the United States and work from our offices in Mountain View Tuesdays-Thursdays.

This position requires access to information that is subject to U.S. export controls. This offer of employment is contingent upon the applicants capacity to perform job functions in compliance with U.S. export control laws without obtaining a license from U.S. export control authorities.

MatX does not accept unsolicited resumes from individual recruiters or third-party recruiting agencies in response to job postings. No fee will be paid to third parties who submit unsolicited candidates directly to our hiring managers or People team and any resumes submitted are deemed to be the property of MatX.

As part of our dedication to the diversity of our team and our focus on creating an inviting and inclusive work experience, MatX is committed to a policy of Equal Employment Opportunity and will not discriminate against an applicant or employee on the basis of race, color, religion, creed, national origin or ancestry, sex, gender, gender identity, gender expression, sexual orientation, age, physical or mental disability, medical condition, marital/domestic partner status, military and veteran status, genetic information or any other legally recognized protected basis under federal, state or local laws, regulations or ordinances.

#J-18808-Ljbffr
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the ASIC/SOC Silicon Physical Design Engineer in Mountain View, CA vacancy
  • $170k - $230k

    SpaceX is seeking a Sr. SOC/ASIC Physical Design Engineer to develop next-generation silicon for space and ground infrastructures. You'll work with top engineers across various disciplines to enhance the Starlink network, enabling connectivity globally. Ideal candidates... 
    Suggested

    jobr.pro

    Sunnyvale, CA
    1 day ago
  • $170k - $230k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    Jobr

    Sunnyvale, CA
    3 days ago
  • $128k - $312k

     ...Comprising brilliant engineers and visionaries, the team designs and develops...  ...By creating custom silicon and optimized architectures...  ...IP integration, SoC clocking and reset...  ...within our custom ASICs. This role is located...  ...verification, and physical design teams to define... 
    Suggested
    Hourly pay
    Full time
    Temporary work
    Flexible hours

    Tesla Motors, Inc.

    Palo Alto, CA
    1 day ago
  •  ...California, is seeking a skilled engineer to join their wireless silicon development team. This role involves defining ASIC microarchitecture and...  ...teams to ensure successful SoC integration. Applicants should...  ...industries, with expertise in ASIC design flows and cross-functional... 
    Suggested

    Apple

    Sunnyvale, CA
    2 days ago
  •  ...talented and detail-oriented ASIC Design Verification (DV) Engineer to join our chip design...  ...(ICs) for groundbreaking silicon photonics and optical interconnect...  ...experience in ASIC/SoC design verification. UVM Expertise...  .... Exposure to physical layer (PHY) or mixed-signal... 
    Suggested

    Avicena

    Sunnyvale, CA
    2 days ago
  •  ...A leading technology company in Sunnyvale is seeking a SoC Physical Design Engineer. Candidates should have a minimum of a BS degree and over 3 years of industry experience, focusing on partition-level P&R implementation. Responsibilities include working alongside the... 

    Itlearn360

    Sunnyvale, CA
    2 days ago
  • $170k - $230k

     ...life on Mars. SR. FULL CHIP PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we'...  ...of users worldwide. We design, build, test, and operate...  ...validation, product engineering, ASIC implementation). In this...  ...flows for advanced node SoC's. Interpret and implement... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    Latent AI

    Sunnyvale, CA
    3 days ago
  • $237k - $296k

     ...high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be responsible...  ...of our next-generation SoC. Responsibilities Drive...  ...industry experience in ASIC design verification....  ...or characteristics, physical or mental disability, marital... 
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    2 days ago
  • $138k - $198k

    Silicon Design Verification Engineer, Quantum AI Apply Mid Experience driving progress,...  ...SystemVerilog/UVM. Experience with SOC verification including...  ...DV for mixed-signal ASICs containing analog and RF IP...  ...of a team of digital, DV, physical design, and radio frequency... 
    Full time
    Worldwide

    Google Inc.

    Mountain View, CA
    5 days ago
  • $181.1k - $318.4k

     ...you'll contribute to designing, optimizing, and manufacturing...  ...and system-on-chips (SoC). Your role will be...  ...As a Cellular ASIC Design Engineer, you'll develop and optimize...  ...bottlenecks in physical design and develop...  ...design databases and silicon validation data to identify... 
    Relocation

    Apple Inc.

    Sunnyvale, CA
    2 days ago
  • $120k - $220k

    E-Space is looking for an experienced Physical Design Engineer to lead complex ASIC and SoC designs. With a focus on innovative satellite technology, you'll work with cutting-edge tools like Cadence Innovus. The role requires a minimum of 8 years of experience in physical... 

    E-Space

    Saratoga, CA
    1 day ago
  • $143.1k - $264.2k

     ...SoC Physical Design Engineer, PnR job at Apple Inc.. Sunnyvale, CA. Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's... 
    Relocation

    Itlearn360

    Sunnyvale, CA
    2 days ago
  • $116k - $189.75k

     ...What You'll Be Doing: Drive Physical Design and timing analysis and closure...  ...'s GPUs, CPUs, DPUs and SoCs at block level, cluster level...  ...higher in Electrical or Computer Engineering (or equivalent experience)....  ...in timing convergence for ASICs, CPUs, GPUs or Network... 

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $170k - $240k

     ...the ultimate goal ofenabling human life on Mars. SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX were leveraging our...  ...orientation gender identity marital status mental or physical disability or any other legally protected status. Applicants... 
    Permanent employment
    Full time
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Sunnyvale, CA
    19 days ago
  • $100k

     ...and looking for contributors of all seniorities. Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’ll lead physical verification closure... 
    Permanent employment
    Full time

    Tenstorrent

    Santa Clara, CA
    22 hours ago
  •  ...human life on Mars. SR. RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re...  ..., product engineering, ASIC implementation). In this role...  ...for those IPs and support the physical implementation team (synthesis...  ...power optimization ASIC/SoC system integration experience... 
    Worldwide

    SpaceX

    Sunnyvale, CA
    1 day ago
  • $128k - $312k

     ...Comprising brilliant engineers and visionaries, the team designs and develops...  ...By creating custom silicon and optimized architectures...  ...team is looking for an ASIC RTL Design Engineer...  ...engineers, physical design teams, and software...  ...data movement across SoC components Define system... 
    Hourly pay
    Full time
    Temporary work
    Flexible hours
    Night shift

    Tesla

    Palo Alto, CA
    5 days ago
  • $200k - $220k

    Staff / Senior Staff Physical Design Engineer Bolt Graphics is a semiconductor startup...  ...8-12 years of experiencein ASIC physical design Proven...  ...-speed interfaces or complex SoCs (CPU/GPU/AI) Exposure toGLS and timing‑related silicon debug Scripting expertise inPython... 

    Bolt Graphics, Inc.

    Sunnyvale, CA
    2 days ago
  • $237k - $296k

     ...seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team in Palo Alto. This role...  ...verification of next-generation SoCs, ensuring bit-accurate integrity...  ...preferably with a background in ASIC design verification, and deep hardware... 

    Rivian

    Palo Alto, CA
    4 days ago
  • $141.8k - $258.6k

     ...As part of our Digital Design Engineering group, you’ll take...  ...at the center of our SOC design effort, collaborating...  ...engineers. As a Physical Design Engineer, you will...  ...library cells for complete Silicon Validation. Minimum...  ...IPs. Familiar with ASIC integration flows, including... 
    Relocation

    Apple

    Santa Clara, CA
    2 days ago
  • $126.8k - $220.9k

     ...Apple’s growing wireless silicon development team. Our wireless SoC organization is responsible...  ...highly energy-efficient design and new technologies that...  ...vertically integrated engineering team spanning RF/Analog architecture...  ...be at the center of the ASIC debug efforts,... 
    Relocation

    Apple

    Sunnyvale, CA
    3 days ago
  • $181.1k - $318.4k

     ...challenges? As part of our Silicon Technologies group, you’ll help design and manufacture our...  ..., system-on-chip (SoC)! You’ll ensure...  ...a mix of strategic engineering along with hands-on...  ...on experience in physical design and large...  ...experience Experience with ASIC integration... 
    Relocation

    Apple

    Santa Clara, CA
    2 days ago
  • $116k - $218.5k

     ...NVIDIA Gruppe is looking for a talented engineer specialized in Physical Design and Timing Analysis. The successful candidate will be integral in driving the design and optimization of GPUs, CPUs, and SoCs, ensuring technical excellence through collaboration with multiple... 

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $138k - $198k

     ...s degree in Electrical Engineering, Computer Engineering,...  ...years of experience with design verification....  ...SystemVerilog/UVM for ASICs. Preferred qualifications...  ...to the development of silicon-based ICs and chips. Experience...  ...with three or more SoC projects/cycles. Experience... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • $136k - $212.75k

     ...looking for a top-notch ASIC engineer to join the team. The...  ...with the front design team to understand the...  ...team to help craft the physical floorplan of the chip....  ...The team works with the silicon solution team to triage...  ...information to GPU, CPU and SOC verification team,... 
    Work experience placement

    NVIDIA

    Santa Clara, CA
    3 days ago
  •  ...based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key...  ...experience in ASIC design, low power strategies, and silicon debug. This role offers a competitive salary and benefits package... 

    Qualcomm

    Santa Clara, CA
    3 days ago
  • $250k - $290k

     ...Companies is looking for a Senior ASIC Design Engineer to join a cutting-edge AI...  ...with RTL, Verification, Physical Design, and Firmware teams to...  ...development lifecycle—from concept to silicon validation. Master’s degree...  ...Validation, System-on-Chip, SoC Architecture, Hardware... 
    Monday to Friday

    Piper Companies

    Saratoga, CA
    2 days ago
  • $150k - $220k

     ...fundamentally change the design, economics,...  ...are seeking a Senior ASIC Design Engineer to join our processor...  ...components. Collaborate with SoC architects to translate...  ...coordination with the physical design team. Participate...  ...subsystem on post‑silicon hardware. Required Qualifications... 
    Full time
    Work at office
    Visa sponsorship

    E-Space

    Saratoga, CA
    1 day ago
  •  ...AMD, Inc., is hiring a Sr. Silicon Design Engineer to: Research, design, develop...  ...verification, and documentation for ASIC development. Determine...  ..., GPU architecture, or SoC architecture Experience may...  ...medical condition, mental or physical disability, national origin,... 
    Work experience placement
    Internship

    Advanced Micro Devices, Inc.

    Santa Clara, CA
    5 days ago
  • $190.61k - $269.1k

     ...Overview Intel's AI SoC organization...  ...accelerators. If you are an engineer with strong...  ...and timing‑clean designs Collaborate closely...  ...guidance and support to physical design teams for...  ...checks Drive silicon bring‑up and post‑...  ...implementation for ASIC/SoC development Preferred... 
    Local area
    Shift work

    Intel

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC/SOC Silicon Physical Design Engineer. Be the first to apply!