Senior ASIC PD Engineer - Cache Coherent Interconnects
NVIDIA Corporation
NVIDIA Corporation in Santa Clara, CA seeks a CPU Cache Coherent Interconnects Design Engineer to own the physical design of the on-chip interconnect network and last-level caches. You will perform synthesis, timing closure, and power optimization while collaborating with the logic team on micro-architecture feasibility. You will evaluate PD for next-generation Nvidia coherent interconnects and system-level caches, contribute to RTL design/verification, and navigate the ASIC flow with DFT/ECO #J-18808-Ljbffr NVIDIA Corporation
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC PD Engineer - Cache Coherent Interconnects in Santa Clara, CA vacancy
$136k - $218.5k
As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical... ...to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer... ...preferred as is a deep understanding of ASIC design flow including RTL design and...SeniorFull timeNvidia
Santa Clara, CA4 days ago$136k - $218.5k
...a motivated and creative Senior Verification Engineer to join our Tegra SoC IP Verification... ...verify complex High Speed Coherent Interconnect Hub IP. You will help... .... ~3+ years of ASIC verification experience with... ...Strong understanding of cache coherency, transaction ordering...SeniorNVIDIA Corporation
Santa Clara, CA1 day ago$136k - $218.5k
We are now looking for a Senior Logic Design Engineer!As a member of our CPU Logic Design... ...of CPU on-chip and off-chip interconnect network, MP coherency and last-level and system caches, focusing on such tasks as... ...is a deep understanding of ASIC design flow including RTL...SeniorFull timeNvidia
Santa Clara, CA5 days ago$231.44k - $282.88k
...looking for a Principal Design Verification Engineer to lead verification strategy and execution for a scalable cache-coherent interconnect subsystem used in high-performance CPU and... ...experience in CPU, subsystem, SoC, or ASIC functional verification, with depth appropriate...SuggestedWork experience placementSiFive, Inc.
Santa Clara, CA2 days ago$200k - $300k
Job Title: Principal ASIC Architect - Memory Systems... ...-bandwidth optical interconnects for XPU memory expansion... ..., including coherent and non-coherent fabrics... ...other architects and engineers, setting best practices... ...controller architecture, cache coherency and memory consistency...SuggestedCyberCoders
Santa Clara, CA6 days ago$138k - $190k
...global leader in materials science and engineering solutions that are at the... ...technology initiatives, we are seeking a Senior Quantum Engineer, Hybrid Interconnect to pioneer technologies for... ...and integration technologies for coherent quantum interconnects, leveraging...SeniorFull timeApplied Materials
Santa Clara, CA4 days ago$221.7k - $364.8k
...microarchitecture development of custom coherent interconnect IP and/or last-level cache (LLC) blocks for next-generation... ...and mentorship to junior engineers across the team.Skills and Qualifications... ...understanding of the complete ASIC design flow including STA, DFT, ECO...Hourly payFull timeRelocationSamsung Semiconductor
San Jose, CA5 days ago$150k - $250k
Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation... ..., UVM / SystemVerilog, High-Speed Interconnects (Ethernet, UCIe, PCIe, CXL, UALink),... ...skilled Senior ASIC Verification Engineer to join our dynamic team. This role is...SeniorCyberCoders
Santa Clara, CA4 days ago$152k - $241.5k
We are seeking an experienced Senior Cache Coherency Architect to join our ambitious team at NVIDIA... ...low-latency, high-bandwidth coherent interconnect systems. These systems power... ...to see:Master’s degree in electrical engineering, Computer Engineering, Computer Science...SeniorFull timeNight shiftNvidia
Santa Clara, CA7 days ago$151k - $251.8k
...the world. Come build with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the verification of System IP, including coherent interconnects and caches. The ideal candidate will have a background in design verification, testbench architecture...Hourly payFull timeRelocationSamsung Semiconductor
San Jose, CA7 days ago$136k - $218.5k
NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's.... ...experience related to high speed IO protocols, or memory coherence is a big plusExperience debugging embedded firmware code...SeniorFull timeNvidia
Santa Clara, CA7 days ago- ...: 2026-10-06Deadline: 0001-01-01Our client is seeking a Senior ASIC Verification Engineer to join their team. As a Senior ASIC Verification Engineer... ...DFT and ASIC verification efforts for next-generation coherent optical communications products. The ideal candidate will...SeniorTemporary workFor contractorsImmediate startRelocationFlexible hours
Experis
San Jose, CA5 days ago $180k - $200k
Description[Senior Manager Field Application Engineer]Location: [Campbell CA”]Arteris connects... ...as they adopt Arteris interconnect and cache IP. You will work... ...chip interconnects and coherent interconnects in cutting... ...emulation methodologies, and ASIC design and...SeniorNight shiftARTERIS IP
Campbell, CA6 days ago- NVIDIA is seeking a motivated Senior Verification Engineer to join our Tegra SoC IP Verification team.... ...drive coverage closure for high-speed interconnect IP in multi-chip platforms. You will... ...validation. The role requires 3+ years ASIC verification and strong SystemVerilog...Senior
$168k - $264.5k
We are now looking for a Senior Signal Integrity Engineer - Cryogenic Interconnects! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized...SeniorFull timeNvidia
Santa Clara, CA5 days ago$136k - $218.5k
...their best work. Come join the team and see how you can make a lasting impact on the world.We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today!...SeniorFull timeNvidia
Santa Clara, CA6 days ago$163k - $236k
...specification and interacting with design engineers to identify important verification... ...logic at RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master's degree... ...more SoC projects/cycles and verifying interconnect IPs.In this role, you’ll work to shape the...SeniorWorldwideGoogle
Sunnyvale, CA5 days ago$164.47k - $311.89k
...RoleIntel is seeking a Senior Design Verification Engineer for the Silicon... ...critical chassis and interconnect IP blocks from... ...in interconnects, caches, and memory subsystems... ...UCIe, and CXL; cache coherency and memory... ...methodologies), Custom ASIC (leveraging existing...SeniorFull timeInternshipLocal areaImmediate startShift workIntel
Santa Clara, CA7 days ago$138k - $206k
...goal, we collaborate closely with both hardware and software engineers to identify and address the unique challenges posed by AI/ML... ...in emerging technologies and trends across memory, computing, interconnect, and AI/ML, ensuring that our platforms are always equipped to...SeniorWork at officeFlexible hoursNight shiftSamsung Semiconductor
San Jose, CA3 days ago- ...software development. We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed software... ...Cornelis Networks is hiring a Senior ASIC Verification Engineer with... ..., and artificial intelligence interconnect solutions. As a member of the...SeniorFull timeRemote workFlexible hours
Cornelis Networks
San Jose, CA2 days ago $167.7k - $245.2k
...power the future of the digital world.Your Impact• Drives the definition, architecture and design and verification of high performance ASICs• Owns complex or multiple functional areas• Develops reusable code for future projects• Creates re-usable code• Debugs at ASIC, SW,...SeniorFull timeTemporary workLocal areaFlexible hoursCISCO Systems
San Jose, CA5 days ago$200k
...Overview We are looking for a Senior RTL Engineer to help build Velaura’s... ..., memory subsystems, interconnect fabrics,control processors,... ...memory systems, interconnects, caches, DMA engines, oraccelerator... ...subsystem design: caches, coherency, memorycontrollers (e.g., LPDDR...SeniorFlexible hoursNight shiftVelaura
Santa Clara, CA2 days ago- ...problem‑solving, stronger relationships, and the kind of precision that drives great outcomes. Your Career As a Senior/Lead ASIC Emulation Engineer on the ASIC team, you will drive the execution, verification, and validation of high‑complexity network security...SeniorFull timeCasual workWork at office
Palo Alto Networks, Inc.
Santa Clara, CA2 days ago $167.7k - $245.2k
...the design. Collaborate with the design/design-verification and PD teams to enable the integration and validation of the test... ...efficiently. Minimum Qualifications Bachelor's in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+ years...SeniorFull timeTemporary workLocal areaFlexible hours3 days per week020 Cisco Systems, Inc.
San Jose, CA4 days ago- Tensordyne, a Sunnyvale-based AI system solutions company, is seeking a senior ASIC STA lead to drive frontend physical design and timing closure across full-chip and block-level workstreams. You will collaborate with a global team, develop scalable STA workflows, and optimize...Senior
- Blue Origin in Cupertino seeks a Senior Manufacturing Interconnection Engineer to own end-to-end interconnection assembly design and production readiness for TeraWave modules. This role bridges connector selection, harness and cable design, and volume production readiness...SeniorRelocation package
- NVIDIA Corporation in Santa Clara, CA seeks a Senior ASIC Design Engineer for Clocks IP to architect clock domains for GPUs/CPUs, collaborating with front-end, floorplanning and back-end teams to meet timing, PPA and DFT requirements. Role involves implementing clocking...Senior
- Palo Alto Networks, Inc. is seeking a Senior/Lead ASIC Emulation Engineer to drive emulation architecture, verify complex SoCs, and bridge hardware design with software bring-up. You will collaborate with Design, Verification, and Software teams, build scalable emulation...Senior
$181.1k - $318.4k
A leading tech company in Santa Clara seeks an experienced engineer to drive CPU cache subsystem architecture and RTL development. The ideal candidate should have a Bachelor's degree and over 10 years of experience in microprocessor architecture, with skills in Verilog...Senior$168k - $264.5k
NVIDIA Corporation in Santa Clara is looking for a Senior Signal Integrity Engineer specializing in cryogenic interconnects. The role involves developing accurate 3D EM models and collaborating with diverse teams to enhance communication performance. The ideal candidate...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC PD Engineer - Cache Coherent Interconnects. Be the first to apply!
Related searches
- senior living Santa Clara, CA
- senior associate vice president Santa Clara, CA
- senior app developer Santa Clara, CA
- senior manufacturing engineer Santa Clara, CA
- senior ml engineer Santa Clara, CA
- senior executive director Santa Clara, CA
- senior application support engineer Santa Clara, CA
- senior manager data analytics Santa Clara, CA
- senior revenue accountant Santa Clara, CA
- senior devops Santa Clara, CA