Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

RTL Design Tech Lead (ASIC/SoC)

$220k - $250k

MRL Consulting Group

CompetitiveCalifornia, United StatesSemiconductor PermanentA semiconductor startup based in Sunnyvale, CA is building next-generation graphics processors focused on maximizing performance and efficiency. The company takes a first-principles approach to engineering and is driven by a mission to reduce the barriers to creating, simulating, and consuming immersive digital experiences. Its culture emphasizes fearlessness, adaptability, and selfless collaboration in pursuit of ambitious technical goals.The team is seeking an experienced RTL Design Tech Lead to drive microarchitecture, RTL development, and technical execution across complex ASIC/SoC programs from architecture through tapeout. This role combines deep hands-on design expertise with leadership responsibilities, including mentoring engineers, driving design reviews and coding standards, collaborating cross-functionally with DV, PD, STA, and DFT teams, and ensuring high RTL quality through lint, CDC/RDC, low-power compliance, and silicon bring-up debugging.Candidates should have 10+ years of ASIC/SoC RTL design experience, strong expertise in SystemVerilog/Verilog, microarchitecture development, timing analysis, CDC/RDC methodologies, low-power design, and synthesis flows. Experience leading multiple successful tapeouts, debugging complex silicon issues, and operating effectively under aggressive schedules is essential. Preferred qualifications include advanced-node experience (12FFC, 7nm, 5nm), GLS expertise, DFT knowledge, familiarity with high-speed IPs such as DDR or PCIe, scripting in Python or Tcl, and experience working with foundries like TSMC in startup or first-silicon environments.This role requires a strong ownership mindset and the ability to balance individual technical contribution with team leadership. The Tech Lead will provide architectural guidance, mentor engineers, influence cross-functional decisions, and maintain high standards for engineering execution and design quality. Compensation ranges from $220,000–$250,000 annually in California, with benefits including fully covered medical, dental, and vision insurance, equity, 401(k) matching, and work-from-home hardware support.

Vacancy posted a month ago
Similar jobs that could be interesting for youBased on the RTL Design Tech Lead (ASIC/SoC) in California vacancy
  • $300k - $425k

    Job Title: Lead SoC Design Engineer - Edge AI, High-Performance ASICJob Location: San Francisco,...  ...equityRequirements: SoC Microarchitecture, RTL Design, IP Integration (UCIe, DDR, CPU/...  ...outcomes and partner with a Tier-1 ASIC design house through the process. As our... 
    Suggested

    CyberCoders

    San Francisco, CA
    7 days ago
  •  ...efficient architectures and contribute to ASIC Architecture, design and verification Understand our in-...  ...architecture definition and develop the necessary RTL Drive the chip-level integration,...  ...and integration of blocks into larger SOC environments Assist with Algorithm... 
    Suggested

    Intelliswift

    Menlo Park, CA
    a month ago
  •  ...shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every...  ...impact.You're an experienced ASIC/FPGA design engineer who has...  ...lifecycle.Strong knowledge of:SoC and subsystem architectureRTL... 
    Suggested

    AMD

    San Jose, CA
    14 days ago
  • $186.9k - $267.7k

     ...grow. Because full product development—from design to qualification to production—is within...  ...architecture specification reviews.Implement Verilog RTL to meet timing and performance...  ...Electrical or Computer engineering and 8+ years of ASIC Design experience, or Master’s degree in... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    a month ago
  • $186.9k - $267.7k

     ...product development—from design to qualification to production...  ...planning and execution of ASIC verification for complex networking SoCs, ensuring high-quality and...  ...with architecture, RTL, emulation, FPGA, and post...  ...successful silicon bring-up.Lead complex debug efforts, perform... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    24 days ago
  • $186.9k - $267.7k

     ...Routing, and Wireless products. We design the networking hardware for...  ...testing some of the most complex ASICs being developed in the industry...  ...the entire design cycle from RTL and insertion to ATPG, simulation...  ...similar)Prior experience with SoC integration and cross-... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    22 days ago
  • $214.1k - $309.8k

     ...encompassing System/Board Design, Circuit Board Layout,...  ...product lifecycle—from RTL design and NPI through mass...  ...transition of complex SoC products from development...  ...drive DPPM to industry-leading lows.Data-Driven Process...  ...Deep knowledge of the full ASIC development lifecycle,... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    7 days ago
  •  ...years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary...  ...seeking a highly experienced Lead ASIC DFT Engineer to architect...  ...solutions for complex ASIC and SoC designs. This role requires deep...  ...analysis. Collaborate with RTL design, verification, physical... 

    ITMC Systems, Inc

    San Jose, CA
    2 days ago
  • $146.2k - $197.8k

    ASIC / FPGA Design Verification Engineer - (Lead or Senior)Company:Boeing Space, Intelligence & Weapons Systems has an...  ...OverviewEngineers support ASIC, FPGA, and SoC verification activities across...  ...of architecture development, RTL implementation, or subsystem engineering... 
    Full time
    Work experience placement
    Interim role
    Immediate start
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Boeing

    Huntington Beach, CA
    7 days ago
  • $146.2k - $197.8k

    ASIC / FPGA Digital Design Engineer - (Lead or Senior)Company:Boeing Space, Intelligence & Weapons Systems has an exciting...  ...a broad portfolio spanning ASICs, SoCs, and FPGAs across multiple...  ...development, architecture activities, RTL design, ASIC development, FPGA implementation... 
    Full time
    Work experience placement
    Interim role
    Immediate start
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Boeing

    Huntington Beach, CA
    14 days ago
  • $143.8k - $230k

     ...seeking a hands-on Principal Digital Design Engineer to serve as the Chip Lead for our next-generation silicon...  ...synthesizable SystemVerilog/Verilog RTL for complex digital blocks, control...  ...years of direct industry experience in ASIC/SoC digital design, with a proven track... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    a month ago
  • $192k - $278k

     ...partnering with architecture and design teams to identify critical...  ...full-chip integration.Lead subsystem verification for...  ...reviews, while aligning with SoC teams to track all...  ...verifying digital logic at RTL using SystemVerilog for ASICs.4 years of experience in people... 
    Worldwide

    Google

    San Diego, CA
    5 days ago
  • $186.9k - $267.7k

     ...Routing, and Wireless products. We design the networking hardware for...  ...testing some of the most complex ASICs being developed in the industry...  ...ASIC DFT - Emulation Technical Lead, you will play a critical role...  ...closely with front-end RTL, physical design, and ATPG teams... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    a month ago
  • $186.9k - $267.7k

     ...product development—from design to qualification to production...  ...planning and execution of ASIC verification for complex networking SoCs, ensuring high-quality and...  ...with architecture, RTL, emulation, FPGA, and post...  ...successful silicon bring-up.Lead complex debug efforts, perform... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation...  ...change the world.Custom SoCs (System on Chip) live at the heart...  ...technologies. We’re looking for an ASIC Design Eengineer to help us...  ...performance, area and power efficient RTL to achieve design targets and... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    a month ago
  • $157.3k - $212.8k

    Custom SoCs (System on Chip) live at the heart of AWS Machine Learning...  ...you’ll be responsible for the design and optimization of hardware in...  .... We’re looking for an ASIC Design Engineer to help us trail...  ...performance, area and power-efficient RTL designs to meet project... 
    Internship
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    a month ago
  • $180k - $200k

     ...Description Role Summary We are seeking experienced Digital Design Leads to drive RTL design and verification for next-generation semiconductor...  ...track record as an RTL Design Lead on complex digital ASIC/SoC projects. Hands-on experience with Ethernet and/or PCIe... 

    Phizenix

    Irvine, CA
    18 days ago
  • $175k - $275k

     ...Cerebras to deliver industry-leading training and inference speeds;...  ...About The RoleAs a lead front-end design engineer, you will be a key...  ...role requires deep expertise in RTL design and integration, with a...  ...and management of external ASIC vendor. You will collaborate closely... 

    Cerebras Systems

    Sunnyvale, CA
    a month ago
  • $220.92k - $311.89k

     ...seeking a highly experienced a Director, SoC Design Engineering, to lead the functional verification efforts...  ...fabrics.- Collaborate with SoC architects, RTL designers, and firmware teams to...  ...IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    a month ago
  • $192k - $278k

    Lead effort for timing constraint creation and validation...  ...sign-off for complex ASICs.Drive both static timing...  ...problems to Electronic Design Automation (EDA) vendors...  ...Lead collaboration with RTL design and DFT team for...  ...leading STA activities for SOC.Experience leading... 
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $192k - $278k

    Lead the PCIe microarchitecture and Register-Transfer Level (RTL) development, ensuring high-performance designs that strictly adhere to Power, Performance, and...  ...years of experience in ASIC design, including one project...  ...architect and implement SoC-level RTL for our next-... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $186.9k - $267.7k

     ...Routing, and Wireless products. We design the networking hardware for...  ...testing some of the most complex ASICs being developed in the industry...  ...ImpactAs an ASIC Technical Lead, you will stand at the absolute...  ...bridge the gap between front-end RTL, physical design, and post-silicon... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    10 hours ago
  • $189.3k - $271.5k

     ...TeamCisco’s Client Optics Group (COG) designs & delivers the high-speed...  ...customers to deploy industry-leading optical technologies within...  ...a hardworking and experienced ASIC Link Modeling Engineer to join...  ...(Perl, TCL)Knowledge of ASIC/SoC design flow, understanding of... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    Carlsbad, CA
    10 hours ago
  • $186.9k - $267.7k

     ...Because full product development—from design to qualification to production—...  ...development organization as an ASIC Technical Leader- DFT. You will work with Front-end RTL teams, backend physical design...  ...networking chips. You will help lead to drive the DFT and quality... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    10 hours ago
  • $193.3k - $261.5k

    AWS designs custom SoCs (System on Chips) that power the world's largest machine...  ...with chip architects, RTL designers, modelers, compiler...  ...communication libraries for SoCs, ASICs, GPUs, CPUs, or FPGAs- Care...  ...- Experience as a mentor, tech lead or leading an engineering... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    a month ago
  • $163.6k - $234.6k

     ...TeamCisco’s Client Optics Group (COG) designs & delivers the high-speed...  ...customers to deploy industry-leading optical technologies within...  ...Computer engineering and 8+ years of ASIC Design Verification experience...  ...verification for large-scale SoCs or subsystems.Experience... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    Carlsbad, CA
    10 hours ago
  • $136k - $218.5k

     ...builds on a foundation of industry leading hardware. A key strategy in...  ...algorithms for large scale RTL quality, timing, and power optimization...  ..., AI, and feedback from RTL designers, so having experience relevant...  ..., power gating, and other SOC integration aspects is... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    a month ago
  •  ...Emeryville, CA is seeking a senior verification engineer to own the Palladium-based pre-silicon emulation framework for wireless SoCs. You will design, bootstrap, and maintain the infrastructure that brings up each emulation build in a real-world lab environment. You will... 

    Apple

    Emeryville, CA
    4 days ago
  • $75k - $232k

     ...come to work at Microchip because we help design the technology that runs the world. They...  ...divisions within Microchip. We work with leading edge CMOS and FinFET processes to produce...  ...validation support—across a range of advanced SoC projects. Your focus will be on key... 
    Full time

    Microchip Technology

    San Jose, CA
    2 days ago
  • $171.6k - $245k

     ...grow. Because full product development—from design to qualification to production—is within...  ...world. Your Impact Hardware design technical lead is a key member of the Cisco Purpose Built...  ...based on Silicon One and/or merchant ASIC.Responsible for system and board level specification... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    a month ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to RTL Design Tech Lead (ASIC/SoC). Be the first to apply!