SoC Power Lead: Memory Subsystem & Power Optimizations
Google LLC
Google LLC in Mountain View, CA is seeking a senior hardware engineer focused on memory subsystem power for Tensor mobile SoCs. You will lead the definition of power requirements to achieve Power-Performance-Area targets and drive cross-functional teams to deliver memory IP with optimal energy efficiency. The role emphasizes memory architecture, LPDDR standards, and performance modeling across the full product lifecycle. Individual pay is determined by skills, experience, and education. #J-18808-Ljbffr Google LLC
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the SoC Power Lead: Memory Subsystem & Power Optimizations in Mountain View, CA vacancy
$192k - $278k
Lead the definition of power requirements for Tensor mobile System-on-Chips (SoCs) to achieve Power-Performance-Area (PPA) with a primary focus on the memory subsystem (memory controller, DDRPHY, DRAM).Own and drive... ...and drive power optimizations for the memory subsystem...SuggestedWorldwideGoogle
Mountain View, CA7 days ago$240k - $333k
...SoC Hardware Characterization Lead, Power and Performance Share SoC Hardware Characterization Lead, Power... ...power architectures or advanced power optimization techniques. Preferred... ...term technology roadmap for sensing subsystems (voltage, current, and temperature...SuggestedWorldwideGoogle LLC
Mountain View, CA8 hours ago$323k
...We are seeking an experienced Senior Principal SOC Power Lead to drive power analysis, modeling, and optimization for System-on-Chip (SoC) solutions. This role will... ...technology node, mixed Vt design, standard cell and memory library selection, voltage, and power domain...SuggestedWork at officeLocal areaArm Limited
San Jose, CA1 day ago$200k - $250k
...and highly motivated Lead SoC Architect to lead the... ...performance modeling, subsystem integration, and cross... ...analysis for performance, power, area, bandwidth,... ...environments. Define memory hierarchy, NoC/interconnect... ..., and post‑silicon optimization. Contribute to long...SuggestedWork at officeLocal areaNight shiftBolt Graphics, Inc.
Sunnyvale, CA3 days ago- ..., CA is seeking a highly skilled Power Integrity & Power Architecture Engineer to lead end-to-end design, modeling, simulation... ...-silicon validation of advanced SoC power delivery architectures. You... ..., and thermal limits while optimizing power delivery across SoC, package...Suggested
$240k - $333k
Define the SoC limits management by integrating hardware... ...protect silicon health.Lead cross-functional teams... ...features, including Power Telemetry, Estimators,... ...and advanced power optimization techniques.Preferred qualifications... ..."Limits Management" subsystem. Your work ensures our...WorldwideGoogle
Mountain View, CA5 days ago- ...AIC3 AI is seeking an Industry Solution Leader (ISL) for Power and Utilities to lead the design and delivery of enterprise AI solutions for its... ...in Power Generation and Battery Storage Dispatch Optimization.Industry Solution Leaders combine deep industry and engineering...
C3 IoT
Redwood City, CA7 days ago - SiFive is seeking a Principal Design Verification Engineer to spearhead CPU-subsystem power-management verification across complex SoC environments, delivering data-center-grade signoff readiness. You will define architecture-aware verification strategies, drive cross-...
- Intel Corporation in Santa Clara, CA is seeking a Data Center SoC Power Architect to shape the power, performance, and efficiency strategy for world-class compute platforms powering cloud, AI, and HPC workloads. You will collaborate across silicon, firmware, software, and...
$100k
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance... ...Engineer to lead post-silicon power characterization and correlation activities... ....What you will learnHow state-of-the-art SoCs behave in real silicon across diverse workloads...Permanent employmentTenstorrent
Santa Clara, CA5 days ago- ...We are looking for a senior SoC Chip Lead to join our San Jose office.... ...level tradeoffs across compute, memory bandwidth, and on-chip... ...debug spanning floor-planning, power distribution, clocking, timing... ...System Interconnects, Processor subsystems, and 2.5D/3D packaging and chiplet...Work experience placementWork at officeWorldwide
Lattice Semiconductor
San Jose, CA1 day ago $237.5k - $286k
...Principal PCIe Subsystem RTL lead TylSemi, Inc. San Jose, California, United... ...of chips, deliver clean power at scale, and move terabits... ...consequential. You're not optimizing someone's ad click-through rate... ...generation chiplet based SoCs for High-performance Compute...Remote workShift workTylSemi, Inc.
San Jose, CA4 days ago- ...are determined to help solve them.AMD is powering the next generation of supercomputing, high... ...the world forward.THE ROLE:We are seeking a lead PPA Architect to ensure that CPU Core &... ...reviews across the product definition stack: SoC architecture, physical design...Temporary work
AMD
Santa Clara, CA6 days ago $397.8k
...seeking an experienced SoC Interconnect Technology Team Lead to drive the... ...focus on performance, power efficiency, and system-level optimization.You will lead a high... ...with CPU, GPU, NPU, memory, and system teams to... ...architecture across multiple subsystems.Passion for building...Work at officeLocal areaNight shiftARM
San Jose, CA6 days ago$220k - $250k
...than GPUs. This architecture allows Cerebras to deliver industry-leading training and inference speeds; over 10 times faster than GPU-... ...inference.We are seeking an experienced System Signal Integrity and Power Integrity Engineer Lead to solve complex, high‑impact integrity...Flexible hoursCerebras Systems
Sunnyvale, CA6 days ago- ...seeking a Senior Staff CPU Cache Subsystem Design Engineer to lead front-end design teams, define... ...CPU subsystems across target SOCs. You will collaborate with... ...architecture, software, verification, power, DFT, and physical design teams to optimize performance, power, and area....
- JPMorgan Chase is seeking a Senior Lead Site Reliability Engineer to define NFRs, set availability targets, and ensure SLIs/SLOs are met for AI-powered infrastructure. You will lead AI agent and MCP server initiatives, design robust observability pipelines, and guide teams...
- ...leader to verify and deliver its next generation Physical AI SoC. You will work with architects, RTL engineers, software... ...through sign-off and tape-out, covering boot, root of trust, clock/reset topology, low-power behavior, and IO/memory subsystems. #J-18808-Ljbffr Velaura
- Overview We are seeking a highly skilled BI Lead with expertise in Microsoft Fabric, Power BI, and Azure Data Services to drive the business intelligence... ...for data processing and transformation. Develop and optimize Power BI reports, dashboards, and paginated reports with...
- Analog Devices, Inc. in Milpitas, CA seeks a Principal Power IC Chip Lead to spearhead high-performance power delivery designs on cutting-edge... ...processes. The role involves architecting, designing, and optimizing advanced power delivery systems from concept through...
- MatX Inc. is seeking a Power Engineer for its Hardware System team to define, design, and validate the complete power architecture for a rack-scale AI data center product. You will work across silicon, system, thermal, and mechanical domains to maximize power efficiency...
$166.3k - $314.2k
About GlobalFoundries:GlobalFoundries is a leading full-service semiconductor foundry... ...transform industries and give customers the power to shape their markets. For more information... ...system components.Evaluate compute and memory architecture tradeoffs for low-power, connected...Full timeLocal areaGlobalfoundries
Santa Clara, CA7 days ago- ...for a CAD Back-end Lead to build,... ...implementation, timing and power analysis, physical... ..., hierarchical, subsystem-level, and full-chip... ...-cell libraries, memories, IP collateral, RC... ...debugging, and flow optimization. Architect and... ...ASIC or SoC programs. Experience...
Velaura
Santa Clara, CA3 days ago $200k - $300k
...an experienced RTL Lead to help drive the... ...generation Physical AI SoC. This role... ...across AI workloads, memory systems,runtime software... ...engines, memory subsystems,interconnect,... ...Develop high-quality, power-efficient, and... ...design and performance optimization across the full...Flexible hoursVelaura AI, Inc.
Santa Clara, CA4 days ago$200k - $300k
...building ground-up high performance, low-power CPU for next-generation compute... ...THE ROLE As a Custom Library and Memory Layout Lead, you will participate in the following... ...Foundry/PDK, CAD, and DFT teams to co-optimize layout for PPA, manufacturability, and...For contractorsNuvacore
Santa Clara, CA2 days ago- ...analytical and strategic SoC Design Verification (DV) Lead to architect, drive, and execute... ...rigorous block-level, subsystem, and full-chip... ...critical system features like power management (UPF), clocking... ...consequential. You're not optimizing someone's ad click-through...Remote workShift work
TylSemi
San Jose, CA3 days ago $237.5k - $321.5k
...OverviewIntuit is the global financial technology platform that powers prosperity for the people and communities we serve. With tens of... ...their businesses.We are seeking a seasoned Group Product Manager to lead AI-powered Product Recommendations across QuickBooks. This...WorldwideIntuit
Mountain View, CA3 days ago$272.9k - $409.3k
...Engineering Group, Engineering Group SoC Architecture General Summary As a SoC... ...Architect, you will create performance and power models for the fabric NoC / DRAM controller... ...interconnect NoCs, distributed system caches, memory controllers, IO controllers Verify...Work experience placementWork from homeNight shiftQUALCOMM, Inc.
Santa Clara, CA1 day ago- NVIDIA Corporation is seeking a Senior Datacenter Systems Modeling Engineer in Santa Clara, CA to lead end-to-end data-center power architecture programs. You’ll own rack-level architecture, power modeling, and simulations for advanced power schemes, coordinating with power...
- Synopsys Inc in Sunnyvale, California is seeking an experienced product leader in semiconductor power integrity and reliability. You will lead product initiatives, drive integration with flagship solutions, and act as a technology evangelist. The role requires a mix of...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to SoC Power Lead: Memory Subsystem & Power Optimizations. Be the first to apply!
