Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC STA Technical Lead

$186.9k - $267.7k

Cisco Systems

The application window is expected to close on: 01/11/2027

Meet the Team

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact

You will be in the Silicon One development organization as an ASIC DFT STA Technical Lead. You are a detail-oriented STA engineer with strong analytical skills and a deep understanding of timing constraints, such as clock groups, various exceptions, clock exclusivity. You will collaborate with cross-functional teams, communicate complex timing data clearly. As a member of this team, you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.

Minimum Qualifications

  • Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience

  • Prior working experience with RTL design, CDC/RDC and conformal verification, SDC development.

  • Prior working experience in timing constraint development and verification.

  • Prior programming experience with at least 2 or more of the following scripting languages: Perl, TCL, Python, or Makefile.

Preferred Qualifications

  • Masters degree + 15+ years experience.

  • Prior working experience in debugging and analyzing PCIE timing constraints, TSMC memory timing constraints.

  • Prior working experience with RTL design, CDC/RDC and conformal verification.

  • Prior working experience in debugging and analyzing timing constraints, timing closure of DFT modes such as scan shift/capture and BIST.

  • Prior working experience with SDC debugging & STA tools like Synopsys TCM/Primetime.

  • Prior working experience with synthesis tools: Synopsys Fusion/design Compiler.

  • Prior working experience with Tessent tool like DFT insertion in RTL.

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $186,900.00 to $267,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next

  • Additional paid time away may be requested to deal with critical or emergency issues for family members

  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance‑based incentive pay on top of their base salary, which is split between quota and non‑quota components, subject to the applicable Cisco plan. For quota‑based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

  • 1% of incentive target for each 1% of attainment between 75% and 100%; and

  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non‑quota‑based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$186,900.00 - $307,800.00

Non‑Metro New York state & Washington state:

$166,300.00 - $274,100.00

  • For quota‑based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non‑exempt, will participate in a unique time off program to meet local requirements.

Cisco is an Affliative Action and Equal Opportunity Employer and all qualified applicants will receive consideration for employment without regard to race, color, religion, gender, sexual orientation, national origin, genetic information, age, disability, veteran status, or any other legally protected basis.

Cisco will consider for employment, on a case‑by‑case basis, qualified applicants with arrest and conviction records.

#J-18808-Ljbffr

Vacancy posted 14 hours ago
Similar jobs that could be interesting for youBased on the ASIC STA Technical Lead in San Jose, CA vacancy
  • $186.9k - $267.7k

     ...Join us to power the future of the digital world.Your ImpactYou will be in the Silicon One development organization as an ASIC DFT STA Technical Lead. You are a detail-oriented STA engineer with strong analytical skills and a deep understanding of timing constraints,... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours
    Shift work

    CISCO Systems

    San Jose, CA
    4 days ago
  • $186.9k - $267.7k

     ...to power the future of the digital world. Your Impact You will be in the Silicon One development organization as an ASIC DFT STA Technical Lead. You are a detail-oriented STA engineer with strong analytical skills and a deep understanding of timing constraints,... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours
    Shift work

    020 Cisco Systems, Inc.

    San Jose, CA
    3 days ago
  • $186.9k - $267.7k

     ...ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry. Your ImpactAs an ASIC DFT - Emulation Technical Lead, you will play a critical role in driving the DFT emulation strategy for Silicon One. You... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  •  ...Title - Lead ASIC DFT Engineer Location: San Jose, CA. Visa: USC/GC Job Description Experience...  ...SoC designs . This role requires deep technical ownership across DFT architecture, scan insertion...  ...design, verification, physical design, STA, and silicon validation teams to resolve... 
    Suggested

    Accord Technologies Inc

    San Jose, CA
    1 day ago
  • $186.9k - $267.7k

     ...Full-Flow Ownership & First-Pass Tapeout: Lead end-to-end RTL-to-GDSII physical design implementation...  ...-signal macro placement, and signoff (STA, IR/EM, PV) to ensure first-pass silicon...  ...experience ~ Prior experience in ASIC/SoC physical design and implementation in... 
    Suggested
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    3 days ago
  • $143.8k - $230k

     ...Engineer to serve as the Chip Lead for our next-generation silicon...  ...role, you will be the primary technical anchor responsible for the top...  ...), Static Timing Analysis (STA via PrimeTime/Tempus), and run...  ...direct industry experience in ASIC/SoC digital design, with a proven... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    2 days ago
  • $186.9k - $267.7k

     ...post silicon validation tests in the lab.Minimum QualificationsBachelor’s degree in Electrical or Computer engineering and 8+ years of ASIC Design experience, or Master’s degree in Electrical Engineering or Computer Engineering and 6+ years of ASIC Design experience, or... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $186.9k - $267.7k

     ...shaping Cisco's revolutionary solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.Your Impact:As a technical leader, you will own and drive end-to-end DFT flow architecture, building and maintaining scalable CAD... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $186.9k - $267.7k

     ...You will be in the Silicon One development organization as an ASIC Technical Leader- DFT. You will work with Front-end RTL teams, backend physical...  ...next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $186.9k - $267.7k

     ...aligned with Cisco Silicon One’s scalable and flexible architecture. Minimum Qualifications: ~10+ years of industry experience in ASIC digital design. ~ Prior experience in Verilog/System Verilog coding. ~ Prior experience with CDC/RDC concepts and relevant... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems

    San Jose, CA
    1 day ago
  •  ..., enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD...  ...their impact.You're an experienced ASIC/FPGA design engineer who has delivered meaningful...  ...area. Instead, you'll serve as a technical partner to chip leads across dynamic, cross... 

    AMD

    San Jose, CA
    1 day ago
  • $186.9k - $267.7k

     ...Operations, you’ll join forces with expert ASIC design teams in the Central Hardware...  ...Engineer in Silicon Operations focusing on leading the design, development, and testing of Cisco...  ...leadership across many parts of Cisco's technical entities to provide bleeding-edge... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $192k - $278k

     ...Physical Design Technical Lead, ASIC, TPU Share Physical Design Technical Lead, ASIC, TPU Google Sunnyvale, CA, USA X In most instances, this position requires in-person interviews as part of the hiring process. ~ Bachelor's degree in Electrical Engineering... 
    Worldwide

    Google LLC

    Sunnyvale, CA
    3 days ago
  • $240k - $333k

     ...ASIC Design Verification Technical Lead, High-Speed DSP Share ASIC Design Verification Technical Lead, High-Speed DSP In most instances, this position requires in-person interviews as part of the hiring process. Note: By applying to this position you will have an... 
    Worldwide
    Shift work

    Google LLC

    Sunnyvale, CA
    2 days ago
  •  ...Lead block and full-chip physical implementation from netlist to GDSII on advanced technology...  ...team of PD engineers, and be the primary technical interface with our partners' design and...  .... Interface with RTL, DFT, STA and signoff teams to resolve cross-functional... 
    Flexible hours

    I2Intech LLC

    San Jose, CA
    14 hours ago
  • $186.9k - $267.7k

     ...Full-Flow Ownership & First-Pass Tapeout: Lead end-to-end RTL-to-GDSII physical design implementation...  ...-signal macro placement, and signoff (STA, IR/EM, PV) to ensure first-pass silicon...  ...of related experiencePrior experience in ASIC/SoC physical design and implementation in... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    14 hours ago
  • $176.6k - $247.3k

     ...world-class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies. We’re looking for an ASIC Design Eengineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right... 
    Full time
    Local area
    Work from home
    Flexible hours

    Annapurna Labs (U.S.) Inc.

    Cupertino, CA
    2 days ago
  • $154k - $286k

     ...world of technology.Key ResponsibilitiesTechnical Expertise: Lead technical engagements with customers and partners to drive & adoption of...  ...deployment of cutting-edge methodologies for timing sigoff & closure, STA, IR Drop, and power/timing closure.Thought Leadership:... 
    Full time

    Cadence Design Systems

    San Jose, CA
    4 days ago
  • Job DescriptionAdvantest America, a leading Semiconductor Test and Measurement Company, is...  ...design projects, allowing for innovation and technical leadership. You will be involved in...  ...as part of a multi-disciplinary team (HW, ASIC, SW and Mechanical design engineers)Strong... 
    For contractors

    Advantest

    San Jose, CA
    2 days ago
  • $213k - $287.5k

     ...chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results...  ...rapid integration of emergent technologies. We’re looking for an ASIC Design Eengineer to help us trail-blaze new technologies and... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • $175k - $250k

     ...thought impossible. We are seeking a seasoned and visionary Technical Lead, Network Software Development. This role involves strategic...  ...Network and Device management - interfacing with hardware (ASIC/FPGA and other devices), switch management, configuration, telemetry... 
    Full time
    Remote work
    Worldwide
    Flexible hours

    Tarana Wireless, Inc.

    Milpitas, CA
    more than 2 months ago
  • $177.9k - $284.7k

     ...functionality. Nextest engineering teams are characterized by deep technical skills working with both software and hardware. Our Engineers...  ...software that directly interacts with hardware (FPGAs and ASICs)Knowledge of Windows and experience with Visual Studio requiredFamiliarity... 
    Local area
    Relocation
    Flexible hours

    Universal Robots

    San Jose, CA
    3 days ago
  • $239.2k

     ...McCarthy Blvd., Suite 200, Milpitas, CA 95035, is seeking to hire a Technical Lead Manager in SSD Firmware. Job Duties Lead SSD Firmware and...  ...cross‑functional architecture reviews and collaborate with ASIC and software teams to define and deliver integrated firmware/hardware... 

    Silicon Motion

    Milpitas, CA
    5 days ago
  •  ...Network Platform Software Development- Technical Lead San Jose, CA/US Remote About Arrcus Arrcus was founded to enhance business...  ...classification, policing, shaping, ACL, ECN, and WRED. • Work with ASIC families (e.g., BCM XGS, BF Tofino) and develop software using... 
    Full time
    Work experience placement
    Work at office
    Remote work
    Flexible hours

    Arrcus Inc

    San Jose, CA
    more than 2 months ago
  • Maximum Salary (US): 148000Minimum Salary (US): 78000Job SummaryThe Senior Technical Lead in .net, c#, and wpf is responsible for overseeing and guiding the technical team in the development and implementation of software solutions using these technologies. They will be... 

    HCL Technologies

    Santa Clara, CA
    1 day ago
  • Req ID: 137610 Region: Americas Country: USA State/Province: California City: San Jose SummaryThis individual acts as end-to-end technical “authority” and liaison across HW and SW domains for the hyperscale customers. This role is responsible for guiding daily execution... 
    Temporary work
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    4 days ago
  •  ...architecture, hardware communication protocols, and cross-platform scripting. This role requires someone who can independently own technical decisions, mentor junior developers, and deliver robust, scalable solutions across web, mobile, and embedded-adjacent platforms.... 

    HCL Technologies

    Santa Clara, CA
    15 hours ago
  • Maximum Salary (US): 148000Minimum Salary (US): 78000Reset: Reset assertion/de-assertion sequencing, warm/cold reset flows, watchdog timer resets, brown-out detectionEthernet: Link bring-up, auto-negotiation, packet integrity (CRC/FCS), throughput/latency, loopback testing...

    HCL Technologies

    Santa Clara, CA
    3 days ago
  • $128k - $187k

     ...governance, compliance, or risk mitigation frameworks.Experience leading cross-functional programs and managing stakeholders without...  ...authority.Preferred qualifications:MBA or Master's degree in a technical or engineering field.Knowledge of product development, manufacturing... 

    Google

    San Jose, CA
    2 days ago
  • $207k - $259k

     ...and optimize the turboshaft design for the integrated unitManage technical, certification, program and other risks to ensure we are...  ...Extremely self-motivated with the ability to work independently and lead technical initiatives Strong written and verbal communication skills... 
    Local area
    Worldwide
    Visa sponsorship

    Archer Aviation

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC STA Technical Lead. Be the first to apply!