Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Technical Leader- CAD

$186.9k - $267.7k

Cisco Systems

The application window is expected to close on: 10/01/2026Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.Who We Are:The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world.Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's revolutionary solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.Your Impact:As a technical leader, you will own and drive end-to-end DFT flow architecture, building and maintaining scalable CAD infrastructure that spans the entire design cycle from RTL and insertion to ATPG, simulation, and reporting. Spearhead the development of robust, LSF-based regression frameworks and leverage AI-driven automation to enhance log analysis, failure triage, and intelligent debug processes. By collaborating cross-functionally with RTL, Physical Design, and Validation teams, you ensure seamless integration and signoff while establishing standardized, high-reusability flows that enforce best practices. Minimum Qualifications:8+ years of experience in CAD, or test automation for semiconductor designs.Experience applying AI/ML techniques to EDA workflows (log analysis, anomaly detection, predictive insights).Prior experience with EDA DFT toolchain like Synopsys TestMAX, Synopsys VCS, Siemen's Tessent and similar,Experience in Tcl, Python, Perl, and shell scripting.Experience building automated flows and regression systems in compute farm environments (LSF/ or similar)Prior experience with SoC integration and cross-functional workflows.Preferred Qualifications:Familiarity with data analytics tools (Python/pandas, dashboards, visualization tools).Experience with large-scale regression systems and distributed job management.Exposure to ATE/tester formats (e.g., STIL) and silicon bring-up/debug.Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $186,900.00 to $267,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by CiscoNon-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employeesExempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the nextAdditional paid time away may be requested to deal with critical or emergency issues for family membersOptional 10 paid days per full calendar year to volunteerFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota;1.5% of incentive target for each 1% of attainment between 50% and 75%;1% of incentive target for each 1% of attainment between 75% and 100%; andOnce performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.The applicable full salary ranges for this position, by specific state, are listed below:New York City Metro Area:$186,900.00 - $307,800.00Non-Metro New York state & Washington state:$166,300.00 - $274,100.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.Job SummaryJob number: 2012616Date posted : 2026-08-25Profession: Product and EngineeringEmployment type: Full time

Vacancy posted 8 hours ago
Similar jobs that could be interesting for youBased on the ASIC Technical Leader- CAD in San Jose, CA vacancy
  • $186.9k - $267.7k

     ...You will be in the Silicon One development organization as an ASIC Technical Leader- DFT. You will work with Front-end RTL teams, backend...  ...IP integration; familiarity with functional verificationDFT CAD development - Test Architecture, Methodology and InfrastructureTest... 
    CAD
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $186.9k - $267.7k

     ...developing and testing some of the most complex ASICs being developed in the industry. Your ImpactAs an ASIC Technical Lead, you will stand at the absolute forefront of...  ...; familiarity with functional verificationDFT CAD development - Test Architecture, Methodology and... 
    CAD
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $214.1k - $309.8k

     ...cost and performance.Your ImpactThis position provides high-level technical leadership for the Silicon One organization, bridging the gap...  ...-reliability hardware environments.Deep knowledge of the full ASIC development lifecycle, specifically within the Silicon One pipeline... 
    Suggested
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $210.6k - $305.1k

     ...quickly. Join us to power the future of the digital world. You will be part of the Silicon One development organization as an ASIC Technical Lead- MBIST engineer. As a member of this team you will be involved in crafting cutting edge next generation networking chips.Your... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $186.9k - $267.7k

     ...the digital world.Your ImpactLead the planning and execution of ASIC verification for complex networking SoCs, ensuring high-quality...  ...multiple IPs and subsystem-level verification efforts.Provide technical leadership and mentorship to verification engineers, promoting... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $186.9k - $267.7k

     ...Join us to power the future of the digital world. Who You'll Work With:You will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with verification engineers, designers, hardware and cross-... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $186.9k - $267.7k

     ...'s ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry. Your ImpactAs an ASIC DFT - Emulation Technical Lead, you will play a critical role in driving the DFT emulation strategy for Silicon One.... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  •  ...the designPREFERRED EXPERIENCE:Proven background experiences in ASIC design.Knowledge of industry-standard on-chip interconnect protocols...  ...domain crossing constraintsExperience in industry-standard ASIC CAD tools for simulation, synthesis, STA, LINT, LEC, CDC, RDC and... 
    CAD

    AMD

    San Jose, CA
    4 days ago
  •  ...Together, we advance your career. THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large...  ...issues and ensure a quality handoff for STA checks.collaborate with CAD on the development of pre-production synthesis (Design Compiler)... 
    CAD

    AMD

    San Jose, CA
    4 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement...  ...in Verilog, System Verilog or similar HVLExperience with CAD and physical design methodologies (flow and tool development), chip... 
    CAD
    Full time

    Nvidia

    Santa Clara, CA
    13 hours ago
  •  ...experts can help you find the best job for you. Role: Lead ASIC DFT Engineer Location: Remote Duration: 1 year Required...  ...solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/... 
    Permanent employment
    Contract work
    Remote work

    Tekfortune Inc

    San Jose, CA
    1 day ago
  • Title - Lead ASIC DFT Engineer Location - San Jose, CA. Job Description Experience 10+ years of hands-on experience in ASIC Design-...  ...solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/... 

    Saxon Global

    San Jose, CA
    2 days ago
  • $143.8k - $230k

     ...silicon projects. In this high-impact role, you will be the primary technical anchor responsible for the top-level architecture,...  ...related field.Experience: 12+ years of direct industry experience in ASIC/SoC digital design, with a proven track record of owning chip projects... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    1 day ago
  • $186.9k - $267.7k

     ...post silicon validation tests in the lab.Minimum QualificationsBachelor’s degree in Electrical or Computer engineering and 8+ years of ASIC Design experience, or Master’s degree in Electrical Engineering or Computer Engineering and 6+ years of ASIC Design experience, or... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $164k - $358k

     ...life for all. Micron Technology is a world leader in innovating memory and storage solutions...  ..., evaluate, simulate, and design advanced ASIC solutions that shape Micron’s long‑term...  ...functional teams—including build, verification, CAD, modeling, product engineering, and... 
    CAD
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    2 days ago
  • $198k - $336k

     ...Micron Technology is a world leader in innovating memory and storage...  ...at Micron, where cutting‑edge ASIC design meets high‑performance...  ...life. If you enjoy solving deep technical challenges and collaborating...  ...DDRExperience with verification and CAD tools such as ncsim or... 
    CAD
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    1 day ago
  • $165k - $241.4k

     ...Impact:You will be in the Silicon One development organization as an ASIC DFT Engineer . You will work with Front-end RTL teams, backend...  ...& IP integration; familiarity with functional verificationDFT CAD development - Test Architecture, Methodology and InfrastructureTest... 
    CAD
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $171.6k - $245k

     ...track record of building complex and high-performance Silicon ASICs. Our silicon devices drive the world’s most complex networks...  ...platform.Your ImpactIn this highly visible role as Compute Hardware Technical Leader, you will be part of a dynamic and passionate team working on... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  •  ...TimeClient: TechMContact: Meghana GorusuCompany: SRI Tech SolutionsRole: ASIC Power EngineerLocation: Sunnyvale, CA (Hybrid)DUTIES:ASIC Power...  ...:10+ Years of experience as an ASIC Power engineer, or CAD Engineer/Physical Design engineerExperience with power estimation... 
    CAD
    Full time

    SRI Tech

    Sunnyvale, CA
    1 day ago
  • $174k - $252k

     ...qualifications:Bachelor's degree in Computer Science or a related technical field or equivalent experience.5 years of software development...  ...15% bonus target + equity + benefitsCanada: $182000 - $186000 (CAD) + 15% bonus target + equity + benefitsLearn more about benefits... 
    CAD

    Google

    San Jose, CA
    13 hours ago
  •  ...a seasoned Hardware Engineer to create and optimize designs for cutting-edge ASIC products. The role involves collaboration across teams to enhance yield and quality while providing technical leadership in design evaluations. Candidates must possess a Master's degree in... 

    Qualcomm

    Santa Clara, CA
    3 days ago
  • $186.9k - $267.7k

     ...TeamCisco Silicon One is the center of Cisco’s ASIC design and is driving the development of...  ...). Additionally, you’ll collaborate with leaders across different functions within the...  ...us.Your ImpactAs a Software Engineering Technical Leader for the Silicon One Customer Engineering... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $240k - $333k

     ...in Electrical Engineering, Computer Engineering, or a related technical field.12 years of experience in design verification.Experience...  ...architecture and its integration within AI/ML-driven systems. As an ASIC Design Verification Technical Lead, you will define how Google... 
    Worldwide
    Shift work

    Google

    Sunnyvale, CA
    4 days ago
  • $157.3k - $212.8k

     ...world-class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies. We’re looking for an ASIC Design Eengineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    3 days ago
  • $183k - $247.6k

     ...chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results...  ...rapid integration of emergent technologies. We’re looking for an ASIC Design Eengineer to help us trail-blaze new technologies and... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  • $150k - $180k

     ...design through firmware and into production. This is a hands-on technical leader who can take a system from prototype to a shipped, flight-...  ...(schematic capture, layout, and bring-up).Proficiency with 3D CAD tools for mechanical/enclosure design.Has taken at least one embedded... 
    CAD
    Local area

    Archer Aviation

    San Jose, CA
    13 hours ago
  •  ...validation of AMD's next-generation SoC, FPGA, ASIC, and high-performance computing products....  ...and Testing, Packaging, Reliability, and Technical Marketing teams to understand product...  ...scripting languages.Familiarity with CAD tools such as SolidWorks, Creo, or equivalent... 
    CAD

    AMD

    San Jose, CA
    4 days ago
  • $210.6k - $305.1k

    The application window is expected to close on: 08/01/2026Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.Meet the TeamThe Common Hardware Group (CHG) creates innovative hardware platforms central to the...
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • Habitec Architecture and Interior Design, based in San Jose, California, is seeking a talented Architectural Drafter to join our award-winning team. In this role, you will prepare preliminary designs and responsible for developing and incorporating design intent into a ...
    CAD

    Habitec Architecture and Interior Design

    San Jose, CA
    4 days ago
  • $86.4k - $129.6k

    Onto Innovation is a leader in process control, combining global scale with an expanded portfolio...  ...: Synchronize data between PLM, ERP, and CAD systems to ensure a single source of...  ...track release cycles and system metrics.Technical Review: Review engineering drawings prior... 
    CAD
    Permanent employment
    Full time

    Onto Innovation

    Milpitas, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Technical Leader- CAD. Be the first to apply!