Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC DFT Technical Leader- MBIST

$214.1k - $309.8k

Cisco Systems

The application window is expected to close on: 11/19/2026Meet the team: The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world. You will be part of the Silicon One development organization as an ASIC Technical Lead- MBIST engineer. As a member of this team you will be involved in crafting cutting edge next generation networking chips.Your Impact​:You will be leading the MBIST methodology in silicon one chips.​Design & implement robust and reusable MBIST architecture. ​Spec comprehensive MBIST architecture and implementation agnostic to technology and tools.​MBIST requirement definition for advanced technology nodes & advanced tech packages.​Minimum Qualifications​:Bachelors in Electrical engineering with at least 12+years (or Master's with 10+ years) of experience in ASIC DFT​.Prior experience with memory architectures (SRAM, DRAM, etc.) and failure modes.​Prior experience with industry-standard DFT tools (e.g., Synopsys DesignWare, SMS, TestMax, Mentor Graphics Tessent).​Scripting skills (Python, TCL, Perl) for automation of test generation and analysis.​Strategic Skills: Ability to plan and execute complex test strategies, excellent communication skills for cross-team collaboration, and a focus on silicon quality and yield improvement.​Preferred Qualifications​:Experience in Verilog/System Verilog.​Experience addressing Memory failure correlation in production.Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $214,100.00 to $309,800.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by CiscoNon-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employeesExempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the nextAdditional paid time away may be requested to deal with critical or emergency issues for family membersOptional 10 paid days per full calendar year to volunteerFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota;1.5% of incentive target for each 1% of attainment between 50% and 75%;1% of incentive target for each 1% of attainment between 75% and 100%; andOnce performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.The applicable full salary ranges for this position, by specific state, are listed below:New York City Metro Area:$214,100.00 - $356,300.00Non-Metro New York state & Washington state:$192,400.00 - $317,200.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.Job SummaryJob number: 2018240Date posted : 2026-09-03Profession: Product and EngineeringEmployment type: Full time

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the ASIC DFT Technical Leader- MBIST in San Jose, CA vacancy
  • $186.9k - $267.7k

     ...developing and testing some of the most complex ASICs being developed in the industry. Your ImpactAs an ASIC DFT - Emulation Technical Lead, you will play a critical role in...  ...plan execution, and validate complex scan, MBIST, and JTAG architectures on platforms like Palladium... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    10 hours ago
  • $186.9k - $267.7k

     ...Join us to power the future of the digital world. Your Impact:You will be in the Silicon One development organization as an ASIC Technical Leader- DFT. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  •  ...find the best job for you. Role: Lead ASIC DFT Engineer Location: Remote Duration: 1 year...  ...ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation... 
    Suggested
    Permanent employment
    Contract work
    Remote work

    Tekfortune Inc

    San Jose, CA
    4 days ago
  • $186.9k - $267.7k

     ...you’ll join forces with expert ASIC design teams in the Central Hardware...  ...state-of-the-art trends in DFT insertion techniques, including Scan, ATPG, JTAG, MBIST, PVT and SerDes.Experience with...  ...leadership across many parts of Cisco's technical entities to provide bleeding-... 
    Suggested
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $186.9k - $267.7k

     ...revolutionary solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.Your Impact:As a technical leader, you will own and drive end-to-end DFT flow architecture, building and maintaining scalable CAD infrastructure that... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $214.1k - $309.8k

     ...Your ImpactThis position provides high-level technical leadership for the Silicon One organization, bridging the gap between advanced DFT architecture, silicon quality, and high-...  ...hardware environments.Deep knowledge of the full ASIC development lifecycle, specifically within... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    10 hours ago
  • $214.1k - $309.8k

     ...developing and testing some of the most complex ASICs being developed in the industry. Your ImpactAs an ASIC DFT - Emulation Technical Leader, you will play a critical role in driving...  ...the standard for validating complex scan, MBIST, and JTAG architectures on platforms like... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  •  ...elevate their impact.You're an experienced ASIC/FPGA design engineer who has delivered...  ...functional area. Instead, you'll serve as a technical partner to chip leads across dynamic,...  ...optimization techniquesManufacturing test and DFT methodologiesSilicon bring-up and... 

    AMD

    San Jose, CA
    3 days ago
  • $192k - $278k

     ...Partner with internal teams (RTL, DFT, methodology, packaging) to...  ...timing closure for high-speed ASICs across various process nodes....  ...sign-off, and 2.5D/3D packaging.Technical leadership experience managing...  ...of DFT including Scan, MBIST, and LBIST.Ability to navigate... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $143.8k - $230k

     ...high-impact role, you will be the primary technical anchor responsible for the top-level...  ...+ years of direct industry experience in ASIC/SoC digital design, with a proven track record...  ...custom interconnects).Familiarity with DFT (Design for Test) planning, including scan... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    4 days ago
  •  ...Responsibilities: Lead implementation of SSN based test flow DFT architectures, including scan insertion, compression/decompression...  ...+ 3 years of related experience Prior experience working with ASICs Prior experience in scan insertion and DFT setup, integration... 

    Jobleads-US

    Sunnyvale, CA
    4 days ago
  • $186.9k - $267.7k

     ..., and work quickly. Join us to power the future of the digital world. You will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with verification engineers, designers, hardware and cross-functional... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $213k - $287.5k

     ...and software stacks enable us to take on technical challenges that have never been seen before...  ...technologies. We’re looking for an ASIC Design Eengineer to help us trail-blaze new...  ...SOC, ensure correct clock/reset/functional/DFT signal routing- Analyze design, microarchitecture... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $186.9k - $267.7k

     ...post silicon validation tests in the lab.Minimum QualificationsBachelor’s degree in Electrical or Computer engineering and 8+ years of ASIC Design experience, or Master’s degree in Electrical Engineering or Computer Engineering and 6+ years of ASIC Design experience, or... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  •  ...Silicon in the Bay Area, Austin, or Kent. You will design DSP/PHY algorithms, optimize for power and performance, and collaborate with ASIC, RFIC, and SW teams to bring pre-silicon platforms to life. Ideal candidates have 10+ years in DSP, hands-on MATLAB/Python/C/C++... 

    Jobleads-US

    Cupertino, CA
    2 days ago
  •  ...Samsung Semiconductor seeks an experienced ASIC verification engineer to advance memory and AI accelerator projects at our San Jose headquarters or Folsom facility. You will contribute to verification strategy, microarchitecture reviews, and post-silicon debugging, collaborating... 

    Jobleads-US

    San Jose, CA
    3 days ago
  • $163k - $236k

    Develop and document DFT strategy, architecture and test sequences, including hierarchical DFT, MBIST, ATPG and I/JTAG, and associated boot up and execution sequences.Complete all Test Design Rule Checks (TDRC) and Design changes to fix TDRC violations to achieve high... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $186.9k - $267.7k

     ...TeamCisco Silicon One is the center of Cisco’s ASIC design and is driving the development of...  ...). Additionally, you’ll collaborate with leaders across different functions within the...  ...us.Your ImpactAs a Software Engineering Technical Leader for the Silicon One Customer Engineering... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $186.9k - $267.7k

     ...software engineering roadmap.• May lead small-to-medium features from technical design through completion.• Contribute to delivery of high-...  ...and SDK development experience on NPU/DPU or networking ASICs· Experience with traffic generator tools such as IXIA & SpirentPreferred... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    Milpitas, CA
    4 days ago
  • $240k - $333k

     ...in Electrical Engineering, Computer Engineering, or a related technical field.12 years of experience in design verification.Experience...  ...architecture and its integration within AI/ML-driven systems. As an ASIC Design Verification Technical Lead, you will define how Google... 
    Worldwide
    Shift work

    Google

    Sunnyvale, CA
    2 days ago
  • $214.1k - $309.8k

     ...track record of building complex and high-performance Silicon ASICs. Our silicon devices drive the world’s most complex networks...  ...We are seeking a highly qualified Signal and Power Integrity Technical Leader to help us develop our next generation ASIC packaging and lead... 
    Remote job
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    Jobleads-US

    San Jose, CA
    3 days ago
  •  ...senior hardware validation engineer to drive validation from pre-silicon emulation through post-silicon characterization for high-speed ASICs used in data centers. The role emphasizes Python-driven test development, lab automation, and data analysis, with extensive hands... 

    Jobleads-US

    Sunnyvale, CA
    2 days ago
  • $176.6k - $247.3k

     ...world-class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies. We’re looking for an ASIC Design Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right... 
    Internship
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  •  ...programming and collaboration with product management and architects. The position focuses on subsystems, OS-level work, and forwarding ASIC development. An onsite presence in California is expected, with opportunities to contribute to next-generation networking solutions.... 

    Jobleads-US

    Cupertino, CA
    4 days ago
  • $171.6k - $245k

     ...designing, developing, and testing some of the most complex ASICs being developed in the industry.The Cisco Service Provider Routing...  ...Hardware Board Design Engineer, you will be a recognized technical leader for a product. You will apply deep hardware expertise to define... 
    Full time
    Contract work
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    Milpitas, CA
    3 days ago
  • $186.9k - $267.7k

     ...team! This team works on Hyperscale network and Enterprise Data Center switches based on Cisco Silicon One ASIC. This is a unique opportunity to grow your technical skills and will allow for visibility and recognition across multi-functional teams within Cisco. We value... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $171.6k - $245k

     ...and collect schematicsGuide layout and routing phase of the designWrite hardware specs, develop test plans, bring up hardware with ASIC teamsDebug issues the lab using analyzers, scopesCollaborate multi-functionally with architects, developers, and vendors within Cisco... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    Milpitas, CA
    1 day ago
  •  ...NVIDIA seeks a world-class engineer to drive applied research at the intersection of AI and ASIC design. You will apply LLMs, coding agents, and agentic systems to core ASIC problems—RTL generation, verification, and PPA optimization—speeding up design cycles and delivering... 

    Jobleads-US

    Santa Clara, CA
    3 days ago
  • $171.6k - $245k

     ...digital world. Your Impact Hardware design technical lead is a key member of the Cisco Purpose...  ...based on Silicon One and/or merchant ASIC.Responsible for system and board level specification...  ...with multiple groups including ASIC, DFT, Signal Integrity, software, Diagnostics... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $114.8k - $213.2k

     ...Cadence, we hire and develop leaders and innovators who want to make...  ...team working on Design For Test (DFT) and Automatic Test Pattern...  ...Scan, JTAG, IEEE 1687 (iJTAG), MBIST & LBIST. Need to be aware...  ...solving the world's toughest technical challenges, our dedication to... 

    Cadence Design Systems

    San Jose, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC DFT Technical Leader- MBIST. Be the first to apply!