Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Physical Design Lead - SoC & 5nm Flow

Quest Global

Quest Global in Santa Clara, CA is seeking a Physical Design Manager to lead low-power design efforts on advanced nodes (5nm/3nm). The role requires deep experience in physical design, timing closure, and RTL2GDSII tape-outs, with a focus on UPF methodologies and SDC constraints. You will mentor engineers, drive design closure with cross-functional teams, optimize flows using TCL, Python, and Shell, and contribute to methodology improvements. #J-18808-Ljbffr Quest Global

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior Physical Design Lead - SoC & 5nm Flow in Santa Clara, CA vacancy
  • Neurophos is seeking a senior Physical Design Lead to own end-to-end implementation for a next-generation SoC in a high-performance AI hardware setting. You will drive the RTL-to-tapeout process and build a multi-site team across leading-edge nodes. Based in Austin, TX... 
    Senior

    Neurophos

    Sunnyvale, CA
    3 days ago
  •  ...portfolio includes world leading MCUs, SoCs, Analog and power...  ...across digital design, verification, physical design, DFT, firmware...  ...execution. Mentor senior engineers and provide...  ...preferably at 3nm and/or 5nm technology nodes ....  ...-chip development flows. ~ Strong... 
    Senior
    Worldwide
    Night shift

    Renesas Electronics

    San Jose, CA
    5 days ago
  • Qualcomm Atheros, Inc. is seeking a physical design engineer to join our Connectivity SoC team. You will contribute to the complete physical design flow for complex, high‑speed, low‑power designs, including floorplanning, placement, routing, and timing closure. Candidates... 
    Senior

    Qualcomm

    Santa Clara, CA
    1 day ago
  •  ..., cloud, and AI. Whether you’re designing next-gen processors, enabling AI...  ...forward.THE ROLE: We are seeking a lead Physical Design Engineer to ensure that CPU Cores and SOC meet Thermal requirements and...  ...projections. Expertise in scripting and flow automation.ACADEMIC CREDENTIALS:... 
    Suggested

    AMD

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...the world.We are looking for a physical design engineer to be a part of...  ...market in delivering industry’s leading chip hardware. This role provides...  ..., EDA tools, and PD flows through collaboration with RTL...  ...CPU, Network processors and SOC, with emphasis on PPA (Power,... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...wall as we approach the physical limits of traditional...  ...permanent Physical Design / Implementation Lead for the digital...  ...for all aspects of the SoC implementation process...  ...automate our synthesis flow, and lead the intake...  ...verification ownership at a senior level. Hands‑on... 
    Permanent employment
    Full time

    Neurophos

    Sunnyvale, CA
    3 days ago
  • $230k

    Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $8...  ...leadershipThe Role / ResponsibilitiesAs a senior technical leader, (NOTE: prior...  ...customer teams on EDA best practices, design flows, and methodologies, including hosting Q... 

    CyberCoders

    San Jose, CA
    2 days ago
  •  ...looking for a highly experienced Senior ASIC Physical Design Engineer to contribute to...  ..., timing-critical ASIC and SoC designs. This role requires...  ...-to-physical implementation flow , ensuring design quality,...  ...technologies , including 5nm, 3nm, or newer technology nodes... 
    Senior
    Contract work

    Nexiva Inc

    San Jose, CA
    2 days ago
  • $180.2k - $297.2k

     ...ResponsibilitiesAs a Senior Staff Physical Implementation CAD Engineer...  ...of physical design CAD flows and methodologies to...  ...power-efficient GPU and SoC designs at advanced technology...  ...role, you will lead a team of engineers...  ...edge node challenges (<5nm), and cross-... 
    Senior
    Hourly pay
    Full time
    Worldwide
    Relocation

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • Netpreme is seeking experienced Senior ASIC Designers to lead RTL design across IPs, subsystems, and SOCs for cutting-edge AI/data center applications. The role emphasizes...  ...across architecture, verification, physical design, firmware, DFT, and post-silicon domains... 
    Senior

    Netpreme

    Santa Clara, CA
    4 days ago
  • $256.05k - $361.48k

     ...Description: Directs and manages a team of design verification engineers responsible for Subsystem and SoC design verification. Deploys and manages leading silicon design verification processes...  ...sex, national origin, ancestry, age, physical or mental disability, medical... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $240k - $333k

    Lead a team of individuals; set and communicate individual...  ...for portions of TPU designs, developing scalable...  ...years of experience with SOC design verification, SystemVerilog...  .../ML-driven systems.As a Senior Manager, System on a...  ...verification flows, writing diagnostic codes... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...semiconductor industries. Role - Physical Design Manager Location - Santa...  ...UPF methodologies on 5nm/3nm nodes. Resolve SoC/SS integration challenges including...  ...and maintain automation flows using Tcl, Python, and...  ...closure and signoff. Mentor and lead junior team members.... 
    Work experience placement

    Quest Global

    Santa Clara, CA
    2 days ago
  • Ricursive Intelligence is seeking a senior physical design engineer to own the RTL-to-GDSII flow end-to-end, from synthesis to tapeout, in a small, rapidly evolving team. You will drive timing, power, and signoff for complex blocks at advanced nodes, integrate AI-driven... 
    Senior

    Ricursive

    Palo Alto, CA
    1 day ago
  • $168k - $264.5k

     ...world.NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion...  ...implementation of graphics processors and SOCs.Key responsibility includes developing...  ...based solutionsParticipate in developing flow and tool methodologies for P&R, timing... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over...  ...physical design methodologies, flow automation, chip floorplan, power/clock...  ...VLSI physical design implementation on 5nm, 4nm and 3nm technology.Your successful... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • NVIDIA is seeking a Senior CPU Design Methodology Engineer to advance SOC design methodologies and automation across front-end and RTL flows. You will collaborate with ASIC, Physical Design, CAD, Package Design, Software, and DFT teams to build complex CPUs. The role emphasizes... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design...  ...with experts in ASIC design, Physical design, CAD, Package Design,...  ...redefining computer graphics—to leading the charge in AI and deep...  ...-standard EDA tools and flows, especially for large-scale... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...future. Whether you’re designing next-gen processors, enabling...  ..., or bringing leading edge products to market...  ...throughout the design flow.Apply analytical thinking...  ...lifecycle.Strong knowledge of:SoC and subsystem...  ...medical condition, mental or physical disability, national... 
    Senior

    AMD

    San Jose, CA
    5 hours ago
  • $136k - $218.5k

     ...intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our...  ...-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or...  ...level, at project execution and/or flow development.Strong experience in full-... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $152k - $241.5k

    We are now looking for a Senior Hardware SoC Architect! Do you want to be a part of Artificial...  ..., working with software, ASIC design, verification, physical design, VLSI and platform teams. Our...  ...design/verification/implementation flows Strong C++/SystemC experience Excellent... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $250.6k - $362.6k

     ...across 16 countries, we design the networking...  ...Develop and manage SoC execution schedules...  ...status and risks to senior management.PPA...  ...Leadership: Drive SoC Physical Design implementation...  ...process nodes, leading a world-class team...  ...organization grows.Flow Mastery: Apply an expert... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    5 days ago
  • $175k - $280k

     ...goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At...  ...tradeoffsResolve design/timing/congestion and flow issues, identify potential solutions...  ...:Pay range: Physical Design Engineer/Senior: $175,000.00 - $280,000.00/per year... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    5 hours ago
  • Google Inc. is seeking a senior CPU design lead to own frontend design for advanced CPU subsystems. You...  ..., align micro-architecture with SOC targets, and work across architecture, software, verification, power, DFT and physical teams to meet project milestones. You will... 
    Senior

    Google Inc.

    Mountain View, CA
    2 days ago
  • $220.92k - $311.89k

     ...Description: Intel’s AI SoC organization is...  ...and cloud. As a Senior Formal Verification...  ...of complex digital designs using advanced formal...  ...RTL developers, and physical design teams to...  ...Document test plans and lead technical reviews...  ...for automation and flow optimization.• Ability... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $225.5k - $338.5k

     ...is a semiconductor design company for a new era, leading the future of computing...  ...As a Sr. Principal SoC Power Management...  ...by partnering with senior architects and firmware...  ...low-power management flows, orchestrating subsystem...  ...gender expression, physical or mental disability... 
    Senior
    Local area

    Ampere

    Santa Clara, CA
    5 days ago
  • $127.63k - $191.2k

     ...to thrive, learn, and lead. Your Team, Your ImpactWe...  ...and experienced Senior Staff Level Physical Verification CAD Engineer...  ...context of semiconductor design and manufacturing....  ...physical verification flow. Automate and support...  ...flow, and CAD flows for SOC integration. Develop and... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  • $256.05k - $361.48k

     ...delighting our customers.The Physical Design Integration Engineer performs...  ...aspects of the CPU physical design flow including synthesis, place...  ...team is responsible for all SoC level physical design and...  ...candidate will be capable of leading a small team as well as interacting... 
    Senior
    Full time
    Work experience placement
    Local area
    Immediate start
    Flexible hours
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $138k - $206k

     ...global leader whose innovative designs are pushing the boundaries of what...  ...policy.What You’ll DoOwn the physical implementation of memory-centric computing IP and SoC partitions from RTL netlist to GDSII...  ...physical implementation flows and methodologies using Tcl/Python... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    1 day ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe...  ..., High-Speed SoC, PCIe / UALink / SerDes...  ...speed SoC verification to lead verification efforts for...  ...EDA verification tool flows.Key ResponsibilitiesDefine...  ...driver teams (ARM), and physical design to resolve verification... 

    CyberCoders

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Physical Design Lead - SoC & 5nm Flow. Be the first to apply!