Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Physical Design Engineer - SoC & Tapeout Focus

Qualcomm

Qualcomm Atheros, Inc. is seeking a physical design engineer to join our Connectivity SoC team. You will contribute to the complete physical design flow for complex, high‑speed, low‑power designs, including floorplanning, placement, routing, and timing closure. Candidates should have 2+ years of PD experience with tapeout exposure, scripting in Python/Perl/TCL, and familiarity with Cadence Innovus and Synopsys Fusion Compiler. #J-18808-Ljbffr Qualcomm

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Physical Design Engineer - SoC & Tapeout Focus in Santa Clara, CA vacancy
  • $141.91k - $200.34k

     ...Description: About the RoleJoin the Design Technology Platform (DTP)...  ...as part of the X-Chip SoC Full-Chip Integration team. This...  ...contribute to the development of physical design methodologies and...  ...Master's degree in electrical engineering or related field with minimum... 
    Senior
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our...  ...and low-power CPUs, GPUs, SoCs at block level, cluster level...  ...full chip level, with a focus on netlist-related aspects...  ...checking/FV required from RTL to tapeout with industry-standard... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our...  ...significant impact in a technology-focused company.What you will be doing:Developing...  ...of graphics processors and SOCs.Key responsibility includes developing... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate...  ...with experts in ASIC design, Physical design, CAD, Package Design, Software,...  ...hands-on chip design experience, with a focus on SOC integration and automationStrong... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team...  ...-power NVIDIA CPUs, GPUs, LPUs and SoCs at block level, cluster level, and/...  ...IPs, or chips from RTL/netlist to tapeout through logic synthesis, floorplanning... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $138k - $206k

     ...leader whose innovative designs are pushing the...  ...hardware and software engineers to identify and address...  ....What You’ll DoOwn the physical implementation of memory...  ...centric computing IP and SoC partitions from RTL netlist...  ...DRC, LVS, antenna) and tapeout on advanced FinFET process... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    5 days ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation...  ...change the world.Custom SoCs (System on Chip) live at the...  .... We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new...  ...integration, PV signoff and tapeout- Collaborate with FE team to... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    6 days ago
  • $164.47k - $269.1k

     ...Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts...  ..., post-silicon teams, and physical design teams to enhance verification...  ...methodologies. Develop and execute security-focused test plans to ensure security... 
    Senior
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in...  ...analysis, RC extraction and correlation, place/ route and tapeout solutions.To be successful you should possess strong analytical... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip...  ...impact in a dynamic, technology-focused company impacting product lines...  ...see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $164.47k - $311.89k

    Job Details:Job Description: As a Physical Design Timing Engineer, you will play a pivotal role in shaping the performance, power efficiency, and functionality of Intel's cutting-edge System-on-Chip (SoC) designs. Your expertise will directly impact product quality, enabling... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $175k - $280k

     ...with the ultimate goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our...  ...COMPENSATION AND BENEFITS:Pay range: Physical Design Engineer/Senior: $175,000.00 - $280,000.00/per year Your actual level and... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    5 days ago
  •  ...Position Overview We are looking for a highly experienced Senior ASIC Physical Design Engineer to contribute to the development and implementation of...  ...PPA improvement for complex, timing-critical ASIC and SoC designs. This role requires close collaboration with... 
    Senior
    Contract work

    Nexiva Inc

    San Jose, CA
    1 day ago
  • $126.8k - $190.9k

    A leading technology company is seeking a forward-thinking Physical Design Engineer in Cupertino, CA. The role includes contributing to all aspects...  ...candidates will have deep design experience in PHY and/or SOC designs and strong knowledge of industry standards. Base pay... 
    Senior

    Apple

    Cupertino, CA
    3 days ago
  • $256.05k - $361.48k

     ...delivering exceptional products and delighting our customers.The Physical Design Integration Engineer performs physical design implementation of custom CPU...  ....ResponsibilitiesThe team is responsible for all SoC level physical design and optimization flows ranging from... 
    Senior
    Full time
    Work experience placement
    Local area
    Immediate start
    Flexible hours
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI Physical Design Engineer-ASICs, SoCs, VLSI Full time Sunnyvale, CA Job Description: Key Responsibilities...  ...to ensure scan chain connectivity and testability. Seniority level Mid-Senior level Employment type Full-time Job... 
    Full time

    Talent Groups

    Sunnyvale, CA
    5 days ago
  • Responsibilities: • Architect, design and implement new...  ...plans. • Work with physical implementation team to...  ...to detail and a focus on high-quality design...  ...others and a belief that engineering is a team sport. • Knowledge...  ...architecture through tapeout. • MS/ PhD degree in... 
    Senior

    Baidu

    Sunnyvale, CA
    3 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented...  ...the world’s leading SoC's and GPU's. This position...  ...in a dynamic, technology-focused company impacting product...  ...architects, design leads, physical design leads and package leads... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $168k - $264.5k

    NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect...  ...(NVLINK-C2C) for our mobile SoCs and GPUs.Collaborate with...  ...in a dynamic, technology-focused company impacting product...  ...including Data link layer and Physical layerExperience with... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $163k - $236k

     ...and control subsystem's design microarchitecture...  ...debug design RTL.Work with physical design teams to ensure...  ...s degree in Electrical Engineering, Computer Engineering,...  ...designs, with a specific focus on TPU architecture and...  ...join a team working on SoC-level RTL design for our... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  • $164.47k - $269.1k

     ...brings. We work every single day to design and manufacture silicon products that...  ...products that will power the coming era of physical AI systems-beyond the reach of GPUs...  ....Position OverviewWe are seeking a senior physical design engineer who is passionate about driving... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $100k

     ...looking for contributors of all seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance...  ...partitions for an industry-leading AI SOC. You'll own the complete...  ...implementation flow from synthesis to tapeout, working alongside world-class... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $141.91k - $200.34k

     ...Description: The Role and ImpactAs a SoC Logic Design Engineer, you will play a pivotal role in advancing...  ...(SoC) designs. In this role, you will focus on developing high-quality logic...  ...ensure design integrity and readiness for physical implementationReview verification... 
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    2 days ago
  • $170k - $220k

    Job description: We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our client who designs and delivers advanced System...  ...work of full project lifecycle from inception to tapeout.Salary Type : Annual SalarySalary Min : $ 170000Salary... 
    Local area

    Affinity Executive Search

    San Jose, CA
    2 days ago
  • $100k

     ...looking for contributors of all seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance...  ...implementation flow from synthesis to tapeout, working alongside world-class...  ...with deep expertise in SOC/ASIC physical design and a track... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    6 days ago
  • $100k

     ...looking for contributors of all seniorities.Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-...  ...design flow with a specific focus on closing high-speed D2D...  .../controllers from netlist to tapeout.Own the full PD flow (RTL-to-... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    5 days ago
  • $160k - $275k

     ...models run as efficiently as allowed by physics, bringing the world years ahead in AI...  ...availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-...  ...to the diversity of our team and our focus on creating an inviting and inclusive... 
    Daily paid
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation:...  ...Design Verification, High-Speed SoC, PCIe / UALink / SerDes,...  .../driver teams (ARM), and physical design to resolve verification...  ...verification with a strong focus on SoC and high-speed... 

    CyberCoders

    Santa Clara, CA
    6 days ago
  • SpaceX is seeking a Senior RTL Design Engineer (Silicon Engineering) in California to develop next‑gen...  ...SystemVerilog, and work with verification and physical teams to deliver timing‑clean designs....  ...crossings, power optimization, and SoC integration; the role offers... 
    Senior

    SpaceX

    Palo Alto, CA
    3 days ago
  • Qualcomm Atheros, Inc. is seeking an experienced ASIC engineer to independently plan and execute digital architecture, Verilog...  ...coding, and verification for next-generation wireless and wired SoCs. You will design, verify, and deliver complex ASICs through functional specs... 
    Senior

    Qualcomm

    Santa Clara, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Physical Design Engineer - SoC & Tapeout Focus. Be the first to apply!