Sr. Staff Physical Design PPA Engineer
$180.2k - $270.4kSamsung Electronics Perú
- # Sr. Staff Physical Design PPA EngineerApplyremote type: On-sitelocations: 3900 N Capital of Texas Hwy, Austin, TX, USAtime type: Full timeposted on: Posted 30+ Days Agotime left to apply: End Date: May 31, 2026 (14 days left to apply)job requisition id: R112889**Position Summary**Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile, automotive, and other custom market segments) consumed by millions of people around the world. Come build with us!**Role and Responsibilities**As a Sr Staff Physical Design PPA Engineer. you will be responsible for developing and innovating design recipes aimed at improving Power/Performance/Area used for Physical Design execution on SARC/ACL premium IPs. The role requires a contributor with strong problem-solving skills, high proficiency in all areas of Physical Design Implementation, and a comprehensive approach to delivering solutions.Key responsibilities include:* You will lead PPA initiatives by identifying opportunities, tracking progress, and executing towards delivering solutions that meet project requirements.* You will drive flows and methodologies improvements for the purpose of automating Physical Design Implementation, leveraging your strong problem-solving skills and high proficiency in all areas of Physical Design. You will collaborate with stakeholders to ensure that your solutions meet their needs and expectations.* You will have hands-on responsibility from synthesis to place and route of an IP block through signoff flows, including timing and physical verification. You will work on synthesis, floor planning, place & route in chip-level and hierarchical physical implementation environments, ensuring that your designs meet PPA targets and signoff requirements.* You will interact with RTL counterparts and SOC teams to resolve design issues pertaining to block closure, providing feedback and working together to optimize the design flow. You will utilize your comprehensive approach to delivering solutions, ensuring that y your work is of the highest quality and meets or exceeds expectations for frequency, power, and area requirements.**Skills and Qualifications*** 10+ years of experience with a Bachelor’s degree in Computer Science/Computer Engineering/relevant technical field, or 8+ years of experience with a Master’s degree, or 6+ years of experience with a PhD* Solid understanding of the SOC/ASIC design flow with particular experience in taping out designs* Experience with synthesis, block, and full chip implementation utilizing the latest industry P&R/STA flows and tools* Experience in block level floor-planning, implementing power grid and area/congestion optimization* Proficient scripting/programming skills in TCL, Perl, Shell, and/or Python* Knowledge of Electrical Engineering fundamentals, analytical aptitude and excellent attention to detail* Strong communication skills, team player working in collaborative work environment, discipline and planning; ability to execute with high quality deliverables is a must**Preferred candidate will possess the following:*** Experience with 7nm Finfet or smaller process nodes* Hands-on experience with clock tree synthesis (CTS)* Sign-off experience with reliability, signal integrity, noise, timing, power, physical and DFM closure**Our Team**We’re strengthening our team of talented individuals with diverse skill sets to build a technology roadmap and deliver market-leading GPU. Our Xclipse GPU is the first mobile GPU with ray tracing technology that enables console-level graphic for Samsung Galaxy smartphones. With architecture scalability at the frontier of our design focus, our performance- and power-optimized IP solution gets integrated into complex semiconductor products, aiming to reach multiple market segments.Our Physical Design group is part of the larger Design Implementation team at SARC/ACL. The fast-paced environment here provides us opportunities to learn different areas of design implementation and diversifying our technical expertise. We take pride in our highly collaborative team culture and feel supported by our leadership to explore new ideas and bring them to reality every day. We believe in connecting your area of expertise with the right level and functional discipline that can empower you to grow.**Total Rewards**At Samsung – SARC/ACL, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $180,200 and $270,400. Your actual base pay will depend on variables that may include your education skills, qualifications, experience, and work location.Samsung employees have access to benefits including: medical, dental, vision, life insurance, 401(k), onsite lunch, employee purchase program, tuition assistance (after 6 months), paid time off, student loan program, wellness incentives, and many more. In addition, regular full-time employees (salaried or hourly) are eligible for MBO bonus compensation, based on company, division, and individual performance.Additionally, this role might be eligible to participate in long term incentive plan and relocation.This is an exempt position, which is not eligible for overtime pay under the Fair Labor Standards Act (FLSA).**U.S. Export Control**This position requires the ability to access information subject to U.S. export control restrictions. Applicants must have the ability to access export-controlled information or be eligible to receive a government authorization to access export-controlled information.**Trade Secrets**By submitting an application, you [applicant] agree[s] not to disclose to Samsung, or induce Samsung to use, any confidential or proprietary information (including trade secrets) belonging to any current or previous employer or other person or entity.#SARC
- J-18808-Ljbffr Samsung Electronics Perú
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Sr. Staff Physical Design PPA Engineer in Austin, TX vacancy
$136k - $218.5k
Senior Physical Design Methodology Engineer, PPA Fusion Compiler page is loaded## Senior Physical Design Methodology Engineer, PPA Fusion Compilerlocations: US, CA, Santa Clara: US, TX, Austin: US, OR, Hillsborotime type: Full timeposted on: Posted Todayjob requisition...Senior$136k - $218.5k
A leading technology company is seeking a Senior Physical Design Methodology Engineer for their team in Austin, Texas. The role involves developing efficient physical design methodologies for high-speed communication devices, utilizing machine learning for innovative solutions...Senior$164k - $246k
Qualcomm is seeking an experienced ASIC Design Engineer to update physical implementation flows and drive the development of design techniques. This role requires a Bachelor's degree in Science, Engineering, or a related field, along with over 12 years of experience in...Senior- ASIC Physical Design Engineer Location: Austin, TX (on‑site, hybrid) Build It From Scratch | 5G Silicon at Ericsson Responsibilities Define the physical... ...BS in EE or CE (minimum). Deep expertise in one or more of: PPA optimization, RTL checks & synthesis, floorplanning &...SeniorTemporary workShift work
$170k - $210k
Physical Design Engineer (ASIC/SoC) - Onsite Clearance Requirement: Active Secret Clearance (or ability to obtain and maintain one) About the Role... ...silicon meets the rigorous performance, power, and area (PPA) targets required for national security applications. Key Responsibilities...SeniorFull timeLocal area- A tech company in Austin is seeking an exceptional Physical Design Engineer to lead implementation and verification of block-level designs. You will drive PPA optimization, supervise design work, and work closely with the team. Ideal candidates will have 5-10+ years in...SeniorLocal area
- ...a qualified individual for a role in high-performance core physical design. Responsibilities include executing design work, innovating... ...candidate holds a Master's degree in Electrical or Computer Engineering and possesses solid experience in logic design and CAD tools...
- ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink...SeniorPermanent employmentWorldwideWeekend work
$180.2k - $270.4k
Senior Staff Physical Design Feasibility Engineer Position Summary: Samsung, a world leader in advanced semiconductor technology, is founded on a simple... ...Responsibilities Drive the overall performance, power, and area (PPA) of complex ASIC and interposer designs, ensuring...SeniorRelocation- ...investors and staffed by leading engineers, Etched is redefining the... ...Etched is looking for exceptional Physical Design engineers to join our team.... ..., drive timing closure and PPA optimization, supervise 3rd... ...expect all of our technical staff to contribute to both as needed...Work at officeShift work
Etched.ai, Inc.
Austin, TX1 day ago $148.3k - $222.5k
A leading technology company is seeking a Physical Design Clock Engineer based in Austin, Texas. You will collaborate with design teams to create clocking solutions for next-generation CPUs. The ideal candidate will have a strong background in clock generation and distribution...Senior$180.2k - $270.4k
Samsung Electronics Perú is seeking a Senior Staff Physical Design Feasibility Engineer at its Austin location. The ideal candidate will have extensive experience in ASIC design, focusing on performance and optimization. Responsibilities include driving chip performance...Senior$136k - $264.5k
A leading AI technology firm is seeking a motivated Senior ASIC Physical Design Engineer to drive physical design of high-frequency and low-power CPUs, GPUs, and SoCs. Responsibilities include managing timing convergence, conducting netlist quality checks, and utilizing...Senior$137k - $200.5k
Cisco Systems, Inc. is looking for a Physical Design Engineer based in Texas. In this role, you will be crucial to the RTL-to-GDSII implementation flow for advanced semiconductor nodes, optimizing designs and ensuring high-performance chip delivery. The ideal candidate...Senior$140k - $165k
Encore Semi Llc is seeking a Senior Physical Design Engineer for a remote position available for US citizens or lawful permanent residents. The role requires a minimum of 10 years of experience, particularly in 3 nm and/or 5 nm technology nodes, with expertise in P&R,...SeniorRemote jobPermanent employment- SPACE EXPLORATION TECHNOLOGIES CORP in Austin, TX is seeking a Sr. SOC/ASIC Physical Design Engineer to work on next-generation silicon for space and ground infrastructures. The ideal candidate should have 5+ years of experience in ASIC and physical design flow development...Senior
- Etched.ai, Inc. is seeking a Physical Design Engineer based in Austin, Texas. This role involves owning block-level implementation, driving timing closure, and collaborating with RTL designers to improve design processes. Candidates should have 5-10+ years in physical...SeniorWork at office
- SpaceX is looking for a motivated SR. SOC/ASIC PHYSICAL DESIGN ENGINEER in Austin, Texas. Your role involves developing cutting-edge silicon for Starlink, collaborating with cross-disciplinary teams, and driving implementation of advanced physical design methodologies....Senior
$106.5k - $162k
A leading semiconductor foundry in Austin, TX is seeking a Senior Engineer, Physical Design (ASIC/SoC Place & Route). This role involves the entire APR implementation flow from RTL-to-GDS, working in a hybrid model with 4 days in the office. Candidates should have a Master...SeniorWork at office- Encore Semi Llc in Austin, Texas, is looking for a talented Physical Design Engineer to join their Advanced Microelectronics team. The role involves implementing complex ASIC and SoC designs, ensuring they meet rigorous performance targets essential for national security...Senior
- Cisco Systems, Inc. is looking for a Physical Design Engineer in Austin, Texas, to optimize the RTL-to-GDSII implementation flow for advanced semiconductor nodes. The ideal candidate will have substantial ASIC Design experience and proficiency with EDA tools. You will...Senior
- ...Silicon Technologies group, you’ll help design and manufacture our next-... ...role requires a mix of strategic engineering along with hands‑on experience in physical design and large chip integration,... ...for performance, power and Area (PPA). Work on pioneering designs in the...Temporary work
- ...Technologies group, you’ll help design and manufacture our next-... ...requires a mix of strategic engineering along with hands-on, technical... ...have hands on experience in physical design and large chip integration... ...performance, power and Area (PPA). You will collaborate to...
- SoC Physical Design Methodology Engineer In this role, you will be directly involved in our physical design methodology efforts, collaborating right alongside... ...SoCs achieve the optimal power, performance, and area (PPA) in the most efficient way possible. You will create and...
$164k - $246k
...Qualcomm Technologies, Inc. Job Area Engineering Group, Engineering Group > ASICS... .... Responsibilities Update the physical implementation flows for optimum PPA (power, performance, and area) Drive the development of semi-custom design techniques where appropriate to maximize...Work experience placement$168k - $264.5k
Senior Physical Design Engineer page is loaded## Senior Physical Design Engineerlocations: US, CA, Santa Clara: US, TX, Austintime type: Full timeposted on: Posted Todayjob requisition id: JR2010157We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously...Senior$141.91k - $200.34k
About the Role Join the Design Technology Platform (DTP) organization within Intel Foundry... ...will contribute to the development of physical design methodologies and drive full-chip... ...Master’s degree in electrical engineering or related field with a minimum of 5 years...SeniorWork experience placementLocal areaShift work$141.91k - $269.1k
...the world for the better brings. We work every single day to design and manufacture silicon products that empower people's... ...Come join us and do something wonderful. The Role As a CPU Physical Design Engineer, you will be a vital member of Intel's E-Core/Atom microprocessor...SeniorLocal areaShift work- A leading technology company is seeking a Physical Design Methodology CAD Engineer to design and manufacture next-generation processors and systems-on-chip (SoCs). The role involves developing innovative solutions in physical design and optimization, collaborating with...Senior
$180.2k - $270.4k
Samsung Electronics Perú is looking for a Sr. Staff Physical Design PPA Engineer in Austin, Texas. The role involves leading PPA initiatives, developing design recipes, and optimizing Physical Design execution. The ideal candidate has 10+ years of experience with a degree...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Sr. Staff Physical Design PPA Engineer. Be the first to apply!
Related searches
- research assistant engineering Austin, TX
- assistant mechanical engineer Austin, TX
- staff engineer Austin, TX
- assistant chief engineer Austin, TX
- senior staff systems engineer Austin, TX
- assistant engineering manager Austin, TX
- project engineer assistant project manager Austin, TX
- engineering aide Austin, TX
- software engineer staff Austin, TX
- assistant engineer Austin, TX