Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior DFT Engineer: Scan/ATPG/MBIST Expertise

$100k - $180k

Wipro Technologies

Wipro Technologies is seeking a DFT Engineer in San Jose, California with 8-10 years of hands-on experience in areas like Scan, ATPG, or Boundary Scan. In this role, you will be responsible for key tasks such as Scan insertion, implementing MBIST, and debugging DFT issues. The position offers a competitive salary range of $100,000 to $180,000, with benefits including medical, dental, and paid time off. We are committed to providing equal employment opportunities and accommodating applicants with disabilities. #J-18808-Ljbffr

Vacancy posted 20 hours ago
Similar jobs that could be interesting for youBased on the Senior DFT Engineer: Scan/ATPG/MBIST Expertise in San Jose, CA vacancy
  •  ...Technology Services Limited is seeking an experienced engineer with over 5 years of hands-on expertise in DFT and ATPG for SoC or ASIC designs. The candidate should have...  ..., including controllability, observability, and scan-based testing. An excellent grasp of digital... 
    Senior

    L&T Technology Services

    Santa Clara, CA
    4 days ago
  •  ...professional to handle responsibilities related to DFT tools. You will work with the Siemens suite for DFT insertion, MBIST Repair Implementation, and verification of features like Boundary Scan and JTAG. The role requires expertise in the IJTAG 1688 standard and an... 
    Suggested

    Intelliswift - An LTTS Company

    Santa Clara, CA
    5 days ago
  •  ...Expect We are looking for a Senior Staff DFT Engineer with hands-on experience in scan-based DFT implementation, including...  ...Generate, simulate, and debug ATPG scan patterns; analyze results and...  ...scan implementation ~ Strong expertise with Siemens Tessent, including... 
    Senior
    Shift work

    PHIZENIX

    Santa Clara, CA
    2 days ago
  • $142.2k - $213.4k

    A leading tech company is seeking a DFT Engineer to work closely with chip architects and designers on mixed signal and digital VLSI designs...  ...in digital ASIC design, proficiency in Verilog or VHDL, and expertise with Mentor Tessent tools. This position offers a competitive... 
    Senior

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $105.65k - $200.34k

    Intel Corporation is seeking a DFT ATPG engineer in Santa Clara, California. The role involves developing DFT logic design, ensuring high test coverage, and collaborating with cross-functional teams to integrate DFT features. Minimum qualifications include a BS in a relevant... 
    Senior

    Intel Corporation

    Santa Clara, CA
    3 days ago
  • $120k - $220k

     ...life. We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design...  ...complex SoC designs, including scan, MBIST, BIST, and JTAG/IEEE 1149...  ...tools • Own the full ATPG lifecycle: verification,...  ...or equivalent • Strong expertise in scan insertion, ATPG... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    13 days ago
  •  ...Sr DFT Engineer (eInfochips Inc) page is loaded## Sr DFT Engineer (eInfochips Inc)locations...  ...* Design and implement DFT, including scan, MBIST, ATPG, Sims, Post-Si diagnosis at block and...  ...architectures for complex designs.* Expertise in debugging DFT issues, including ATPG... 
    Senior
    Full time
    Temporary work
    Work at office

    Arrow ECS

    San Jose, CA
    5 days ago
  • $168k - $264.5k

     ...is looking for an exceptional DFT Engineer to help shape the future of...  ...compute. As stewards of the entire Scan Test Lifecycle, we drive...  ...innovation. Own the full ATPG lifecycle—verification, coverage...  ...Test Equipment (ATE) Expertise in using programming languages... 
    Senior
    Full time

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $105.65k - $200.34k

     ...Job Details Job Description: The DFT ATPG engineer develops the logic design, register transfer level (RTL) coding, simulation, and provides...  ...to manufacturing for various DFx content (including SCAN, MBIST, and BSCAN). Participates and collaborates in the definition... 
    Local area
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

     ...timing analysis and closure for DFT logic on all Nvidia chips (...  ...) in Electrical or Computer Engineering with 5+ years’ experience or...  ...in advanced technology nodes. Expertise in analysis and fixing of timing...  ...for various modes e.g., scan, iJTAG, etc. Background in domain... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  •  ...Familiarity with the Siemens suite of DFT tools DFT insertion for SCAN (with SSN) and MBIST MBIST Repair Implementation and...  ...test timing and place and route Expertise in IJTAG 1688 standard and a good...  ...Scan JTAG SCAN MBIST SDR ATPG #J-18808-Ljbffr Intelliswift - An... 

    Intelliswift - An LTTS Company

    Santa Clara, CA
    2 days ago
  • $142.2k - $213.4k

     ...Technologies, Inc. Job Area: Engineering Group, Engineering...  ...Summary: As a DFT Engineer you will...  ...: Hands-on expertise with commercial test...  ...techniques include JTAG, ATPG, test pattern...  ..., logic diagnosis, scan compression, IEEE 1500 Standard, and MBIST, LBIST Experience... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $116k - $166k

     ...degree in Electrical Engineering, a related...  ...year of experience in DFT architecture, implementation...  ...generation (ATPG), and verification...  ...not limited to) ATE, MBIST, JTAG, or System Level...  ...and verification expertise to verify complex digital...  ..., including Scan, Memory Built‑In Self... 
    Worldwide

    Google Inc.

    Sunnyvale, CA
    4 days ago
  • $142.2k - $213.4k

     ...Inc. Job Area: Engineering Group, Engineering...  ...Summary: As a DFT Engineer you will work...  ...: Hands-on expertise with commercial test...  ...techniques include JTAG, ATPG, test pattern...  ..., logic diagnosis, scan compression, IEEE 1500 Standard, and MBIST, LBIST Experience... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    3 hours ago
  •  ...of enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging...  ...optimize DFT architectures, including scan insertion, compression/decompression...  ...and run Automatic Test Pattern Generation (ATPG) tools and methodologies, including... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    21 hours ago
  • $120k - $192k

     ...seeking a candidate for a DFT lead position....  ...techniques and features (SCAN, Built‑in Self Tests, Loop...  ...Scan flow development, ATPG pattern generation, verification...  ...Tesseract tool for scan/MBIST/Bscan/IJTAG insertion...  ...communication skills. Self‑driven engineer with good project... 
    Local area

    Broadcom Corporation

    San Jose, CA
    4 days ago
  •  ...5+ years of hands‑on experience in DFT and ATPG for SoC or ASIC designs Strong understanding...  ...controllability, observability, and scan‑based testing Proven expertise in ATPG pattern generation, analysis, and debugging Experience with MBIST, including memory test architectures... 

    L&T Technology Services

    Santa Clara, CA
    5 days ago
  •  ...SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating... 
    Senior

    Latent AI

    Sunnyvale, CA
    4 days ago
  • $100k - $180k

     ...Job Description We are hiring a DFT Engineer with hands‑on experience in Scan, ATPG, MBIST, or Boundary Scan. Key Responsibilities Work on Scan insertion, ATPG, GLS (timing/non‑timing) Implement MBIST and/or Boundary Scan (BSCAN, JTAG) Support DFT architecture and chip... 
    Minimum wage
    Local area

    Wipro Technologies

    San Jose, CA
    19 hours ago
  •  ...Santa Clara for a role focusing on timing analysis and closure for DFT logic across its chips, including GPUs, CPUs, and SoCs. The...  ...and a minimum of 5 years of experience in Electrical or Computer Engineering. You will collaborate across teams to drive timing constraints... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...our technology. Leverage your expertise to improve timing convergence...  ...) in Electrical or Computer Engineering with 5 years’ experience or MS...  .../FV. Understanding of DFT logic and experience with DFT...  ...closure for various modes e.g., scan, BIST, etc. Understanding and... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $65k - $98k

    DFT Engineer - Associate III - Semiconductor Product Validation UST is searching for a DFT...  ...Engineer with strong understanding of scan design, ATPG, fault models (stuck-at, transition,...  ...implement DFT architecture including scan, MBIST, LBIST, and boundary scan for ASIC/SoC... 
    Temporary work
    Local area
    Flexible hours

    UST

    Santa Clara, CA
    3 days ago
  •  ...seeking a highly skilled CAD Engineer specializing in Design-for-Test (DFT) to collaborate with...  ...Spyglass-based DFT (TestMax) scan DRC analysis and scan coverage...  ..., particularly Tessent MBIST (memory BIST insertion,...  ...Scan, JTAG, Boundary Scan, ATPG, MBIST. Proficiency in Verilog... 

    Sintegra Inc.

    Santa Clara, CA
    2 days ago
  • SpaceX is seeking a Sr. ASIC DFT Engineer to develop advanced ASICs for space and ground infrastructures. This role involves optimizing DFT architectures and collaborating with various engineering teams to enhance the Starlink network's capabilities. Ideal candidates will... 
    Senior

    SpaceX

    Sunnyvale, CA
    2 days ago
  • $168k - $264.5k

     ...timing and power convergence, DFT, as well as ECO...  ...experience) in Electrical or Computer Engineering 6+ years of experience for Masters...  ...timing analysis/closure. Expertise and in depth knowledge of industry...  ...for various modes e.g., scan, BIST, etc. Understanding of... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...now looking for a motivated Senior Timing Closure Engineer to join our dynamic and...  ...timing and power convergence, DFT, as well as ECO implementation...  ...timing analysis/closure.* Expertise and in depth knowledge of...  ...closure for various modes e.g., scan, BIST, etc.* Understanding... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    4 days ago
  •  ...SPACE EXPLORATION TECHNOLOGIES CORP is seeking a SR. ASIC DFT ENGINEER to develop next-generation ASICs for Starlink, enhancing global internet connectivity. The ideal candidate has a Bachelor’s degree in electrical engineering and at least 5 years of experience in semiconductor... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    19 hours ago
  • $101k - $162k

     ...is seeking candidates for a DFT position at our San Jose, California...  ...Implementing DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes and...  ...closely with STA and DI Engineers design closure for test Generating...  ...(such as IO and Analog DFT, ATPG and/or Scan, BIST, and... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    18 hours ago
  •  ...seeking an experienced Senior Manager, Test Development Engineering to lead test...  ...role requires deep expertise in Advantest V93000...  ...design, product, and DFT teams to define test...  ...validate functional, ATPG, MBIST, and high-speed...  ...Understanding ATPG scan, MBIST, fuse and other... 
    Senior

    Achronix Semiconductor Corporation

    Santa Clara, CA
    4 days ago
  •  ...developing test strategy and DFT (Design-for-Test)...  ...Work closely with component engineers to resolve high DPPM ASIC...  ...or Distinguished Engineer expertise* A minimum of 15+ years of...  ...the-art DFT techniques in MBIST, IOBIST, LBIST, JTAG, scan/ATPG, and 1687* Strong working... 
    Contract work
    Local area

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior DFT Engineer: Scan/ATPG/MBIST Expertise. Be the first to apply!