Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Physical Design Engineer

$167.7k - $245.2k

CISCO Systems

The application window is expected to close on: 10/29/2026Meet the TeamThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms powering Cisco’s core Switching, Routing, and Wireless products. We design networking hardware for enterprises, service providers, the public sector, and nonprofit organizations worldwide. As part of the team behind Cisco Silicon One—the industry’s only unified silicon architecture spanning top-of-rack switches to web-scale data centers—you’ll help shape Cisco’s groundbreaking solutions by designing, developing, and testing some of the most advanced ASICs in the industry.Your ImpactRTL-to-GDSII implementation, including hierarchical floorplanning, place and route, static timing analysis, power integrity, and equivalence checks with a focus on performance and die size optimization.Analyze existing tool flows and methodologies, identifying efficiency gaps and implementing incremental or transformative enhancements.Work closely with RTL, DFT, implementation, EDA vendors, and tool/flow teams to enable best-in-class design methodology.Guide clock tree synthesis (CTS) strategies and provide actionable feedback to the implementation teams.Execute STA setup, convergence methodologies, and sign-off processes across multi-mode, multi-corner scenarios.Complete Timing ECO implementation using Tweaker/Primetime-based flows and contribute to automation for STA methodology.Evaluate multiple timing methodologies/tools across different technologies and design types.Minimum QualificationsBachelor’s Degree in Electrical Engineering with 6+ years of Physical Design experience or Master’s Degree in Electrical Engineering with 4+ years of Physical Design experience, or PhD in Electrical Engineering with 2+ years of Physical Design experience.Experience with RTL2GDSII flow and design tapeouts in 7nnm/5nm/3nm or below process technologies.Experience working with EDA tools like Innovus, Tempus/Primetime, Redhawk/Voltus or Calibre.Preferred QualificationsExperience with hierarchical design, timing closure, physical convergence, and power integrity analysis.Experience with static timing analysis and concepts, defining timing constraints and exceptions, corners/voltage definitions.Experience with Python, TCL, or Perl programming.Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by CiscoNon-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employeesExempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the nextAdditional paid time away may be requested to deal with critical or emergency issues for family membersOptional 10 paid days per full calendar year to volunteerFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota;1.5% of incentive target for each 1% of attainment between 50% and 75%;1% of incentive target for each 1% of attainment between 75% and 100%; andOnce performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.The applicable full salary ranges for this position, by specific state, are listed below:New York City Metro Area:$155,000.00 - $256,000.00Non-Metro New York state & Washington state:$138,100.00 - $227,900.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.Job SummaryJob number: 2027695Profession: Product and Engineering

Vacancy posted 4 hours ago
Similar jobs that could be interesting for youBased on the ASIC Physical Design Engineer in San Jose, CA vacancy
  • $136k - $218.5k

     ...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great,... 
    Suggested
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect...  ...:Master’s Degree in Electrical Engineering, Computer Engineering or Computer...  ...preferred as is a deep understanding of ASIC design flow including RTL design... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    11 hours ago
  • $125.7k - $203.1k

     ...Because full product development—from design to qualification to production—is within...  ...the digital world. Your Impact As a Physical Design Engineer, you will play a key role in the full...  ...education and work experience should be in ASIC Physical Design, ASIC design,... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Internship
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $250.6k - $362.6k

     ...Because full product development—from design to qualification to production—is...  ...digital world.Your ImpactCollaborate with physical design teams to identify high-value...  ...QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related experience, Master’s degree... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  •  ...Cisco’s Silicon One team is seeking a Physical Design Engineer to lead RTL-to-GDSII implementation for cutting-edge Networking chips. You will optimize...  ...high-performance silicon. The role requires expertise in ASIC physical design concepts, floor planning, clock and power... 
    Suggested

    Jobleads-US

    San Jose, CA
    2 days ago
  • $160k - $275k

     ...models run as efficiently as allowed by physics, bringing the world years ahead in AI quality...  .... MatX is seeking silicon physical design engineers to join our team as we create best-in-class...  ...8 years of industry experience in ASIC Physical DesignGreat interpersonal and communication... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    1 day ago
  • $138k - $197k

    Develop all aspects of ASIC RTL2GDS implementation for high Performance, Power, Area (PPA) designs.Manage full-chip level physical implementation.Define and implement innovative schemes...  ...:Bachelor's degree in Electrical Engineering or equivalent practical experience.4... 
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  •  ...The Boeing Company in Mountain View, CA is seeking ASIC Design Engineers focused on Design-for-Test (DFT) and Physical Design (Synthesis and Timing). You will advance space and aerospace digital subsystems and collaborate across RTL, verification, and backend teams.... 

    Jobleads-US

    Mountain View, CA
    2 days ago
  •  ...multimodal generative artificial intelligence! The Opportunity: In this leadership role, you will lead ASIC front-end physical design and associated engineering workflow development for Tensordyne’s multimodal generative AI inference acceleration products. As a... 
    Full time
    Remote work
    Flexible hours

    Jobleads-US

    Sunnyvale, CA
    1 day ago
  • $129.2k - $209k

     ...that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking...  ..., marital status, medical condition, national origin, physical or mental disability, political affiliation, protected... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    11 hours ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a leading technology innovator...  ...ASIC Team is actively seeking candidates for several physical design engineering positions in our SOC and core design... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    3 days ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks for our industry-...  ...posting.Who You AreA hands-on engineer with deep expertise in SOC/ASIC physical design and a track record of successful tapeouts.... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  •  ...Cisco Systems, Inc is seeking a Physical Design Engineer to lead RTL-to-GDSII implementation for advanced nodes and collaborate across RTL, DFT, and EDA teams. You will drive floor planning, place-and-route, clock/power distribution, and timing convergence to deliver... 

    Jobleads-US

    San Jose, CA
    1 day ago
  • $116k - $189.75k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible...  .... The team collaborates with the front design team to understand the clocking requirements...  ...and back end team to help craft the physical floorplan of the chip. The team explains... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    11 hours ago
  • $119.85k - $162.15k

     ...opportunity for professional growth. Find your future with us. Boeing Defense, Space and Security is hiring ASIC Design Engineers — Design-for-Test (DFT) & Physical Design (Synthesis and Timing) at various levels of experience to join the team in Mountain View, CA.... 
    Permanent employment
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Jobleads-US

    Mountain View, CA
    2 days ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives the implementation methodology,...  ...experienced Physical Design Engineer with 10+ years of ASIC/SoC/CPU experience, ideally focused on high-performance... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    11 hours ago
  • Position:Physical Design Engineer II (eInfochips Inc)Job Description:What You'll Be Doing:Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals.Work closely with architects, RTL designers, and DFT engineers to... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    3 days ago
  •  ...of AI and beyond. Together, we advance your career. THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large SoCs, featuring multiple physical blocks and over 300 clock domains. The candidate's responsibilities will include building... 

    AMD

    San Jose, CA
    1 day ago
  • $100k

     ...of all seniorities.Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D) Physical Implementation...  ...differ from the one in this posting.Who You AreA seasoned ASIC Physical Design Engineer with 5+ years at advanced nodes (7nm... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $167.7k - $245.2k

     ...grow. Because full product development—from design to qualification to production—is within...  ...Impact Set vision and strategy for ASIC verification methodology and execution...  ...and technology work together across the physical and digital worlds. These solutions provide... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    3 days ago
  •  ...shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs...  ...and contribute to advanced-node physical design for complex ASIC and SoC products, driving...  ...RTL, CAD, technology, and product engineering teams, you will help deliver high-quality... 

    AMD

    Santa Clara, CA
    3 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world...  ...you will be doing:Working with architects, design leads, physical design leads and package leads, you will develop and to... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $167.7k - $245.2k

     ...Because full product development—from design to qualification to production—is...  ...and close coverage.Work closely with physical design team to close design timing and...  ...’s degree in Electrical or Computer engineering and 7+ years of ASIC Design related experience, or Master... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  •  ...your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU....  ...will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A... 

    AMD

    Santa Clara, CA
    4 days ago
  • $138k - $206k

     ...global leader whose innovative designs are pushing the boundaries of...  ...both hardware and software engineers to identify and address the unique...  ...policy.What You’ll DoOwn the physical implementation of memory-...  ...timing closure — for complex ASIC/SoC designs.Proficiency with... 
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  • $90 per hour

     ...Scale Leading-Edge Autonomy and Physical AI Networking Chips ~...  ...We are looking for talented engineers and leaders who have an entrepreneurial...  ...want to drive cutting edge designs from concept to silicon to...  ...of mobility. Senior ASIC Design Verification Engineer... 
    Flexible hours

    Ethernovia, Inc.

    San Jose, CA
    3 days ago
  •  ...Technologies group, you’ll help design and manufacture our next-generation...  ...role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration...  ...value ability in all aspects of ASIC implementation including Synthesis... 
    Temporary work

    Apple

    Santa Clara, CA
    3 days ago
  • $2,000 per month

     ...frontier intelligence. We co-design chips, racks, software, and manufacturing...  ...and staffed by leading engineers, Etched is redefining the...  ...is looking for exceptional Physical Design engineers to join our...  ...flows to close blocks, support ASIC infrastructure, automate PD... 
    Work at office
    Relocation package

    The Consensus

    San Jose, CA
    3 days ago
  •  ...Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops specialized semiconductor solutions for the edge, building processors...  ...possible. They are seeking an experienced Senior SoC/ASIC Physical Design Engineer to take the lead on chip implementation... 
    Full time
    H1b
    Visa sponsorship
    Relocation package

    Gyga Force Co

    San Jose, CA
    5 days ago
  • $2,000 per month

     ...cost and latency than a B200. With Etched ASICs, you can build products that would be...  ...-tier investors and staffed by leading engineers, Etched is redefining the...  ...Summary Etched is looking for exceptional Physical Design engineers to join our team. In this role... 
    Work at office
    Relocation package

    Etched.ai, Inc.

    San Jose, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Physical Design Engineer. Be the first to apply!