Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Physical Design Engineer

Jobleads-US

About our company - Tensordyne (formerly Recogni)

Artificial intelligence (AI) is transforming our world. It can perform cognitive functions that previously only humans could do, such as perceiving interactions across different modalities and environments - with the ability to quickly learn and then solve complex problems. Tensordyne is an AI system solution company that builds very high-performance, low-power generative AI inference systems. Our mission, through the creation of custom silicon, hardware and software, is to enable multimodal Generative AI inference acceleration at scale, with safe, sustainable, high-performance systems for our hyperscaler and neocloud data center customers. We are at the leading edge of advancing the latest research and product improvements for generative Al inference solutions that will make Al even more advantageous for compelling new generative AI applications.Tensordyne is a well funded, fast-paced startup company with headquarters in both Sunnyvale, CA, and Munich, Germany. We also have many talented team members working remotely across North America and Europe. We take care of our people and their families with

  • comprehensive benefits
  • competitive compensation
  • flexible spending options
  • recognition programs

because building category-defining technology starts with a healthy, supported team. Come join us as we shape the future of multimodal generative artificial intelligence!

The Opportunity:

In this leadership role, you will lead ASIC front-end physical design and associated engineering workflow development for Tensordyne’s multimodal generative AI inference acceleration products. As a valued senior member of our ASIC team, you will guide and assist your colleagues to help improve frontend physical design aspects at both the block level and full-chip within a fast-paced, agile HPC development environment that utilizes EDA tools from external companies like Cadence/Synopsys and as well as internally developed workflows. You will drive Tensordyne’s optimization, implementation and exploration of new frontend physical design workflows (includes at a min. synthesis, formal checks, and power analysis, and provide guidance for STA) and technologies for the full ASIC chip design process. Your contributions will continuously innovate and improve scalable, reliable, high-performance systems and tools to enable the next generation of Tensordyne products. This is a hands-on role that’s ideal for ASIC physical design experts who have a multi-disciplinary engineering background, along with a keen interest in generative AI, and a passion for designing, debugging, optimizing and finding creative EDA solutions to complex technical challenges. In this role, you will work very closely with your ASIC team members who are engaged in the design and verification of Tensordyne products, to understand and improve their workflows and EDA needs.

What you’ll bring:

  • 10+ years of hands-on ASIC engineering experience, that includes deep knowledge of VLSI/SoC chip physical design workflows, with EDA tools like Cadence/Synopsys (Genus/DC), power analysis, clock methodology, and other commonly used aspects of physical design flows
  • Strong physical design knowledge for front-end optimization using standard EDA tools
  • Experience leading and supporting backend design team with understanding of clock trees, routing , DRC, LVS, metal fill till artwork release.
  • Understanding of STA analysis and constraints for block level and knowledge of full chip timing analysis
  • Excellent analytical, written, and verbal interpersonal skills along with an ability to productively collaborate within a global engineering team that moves at a startup pace.
  • Bachelor’s or Master's degree in Computer Science, Computer Engineering, Electrical Engineering or a related technical field

Tensordyne's culture was built on the following values:

  • Put people first. We only succeed when our people succeed.
  • Ethics and integrity always; Being open, honest, and respectful of everyone.
  • Think Big. Be ambitious and have audacious goals.
  • Aim for excellence. Quality and excellence count in everything we do.
  • Own it and get it done. Results matter!
  • Make each person better together, than they would be as an individual.
  • Embrace each others’ differences, and embrace that there will be differences.

Tensordyne is an equal opportunity employer. We believe that a diverse team is better at tackling complex problems and coming up with innovative solutions. All qualified applicants will receive consideration for employment without regard to age, color, gender identity or expression, marital status, national origin, disability, protected veteran status, race, religion, pregnancy, sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances.

#J-18808-Ljbffr Jobleads-US
Vacancy posted 8 hours ago
Similar jobs that could be interesting for youBased on the Senior ASIC Physical Design Engineer in Sunnyvale, CA vacancy
  • $136k - $218.5k

     ...CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect...  ...:Master’s Degree in Electrical Engineering, Computer Engineering or Computer...  ...preferred as is a deep understanding of ASIC design flow including RTL design... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $119.85k - $162.15k

     .... Boeing Defense, Space and Security is hiring ASIC Design Engineers — Design-for-Test (DFT) & Physical Design (Synthesis and Timing) at various levels of...  ...Mentor engineers and lead technical efforts (for senior/lead levels). Occasional travel and after‑hours... 
    Senior
    Permanent employment
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Jobleads-US

    Mountain View, CA
    1 day ago
  • $163k - $236k

    Develop all aspects of ASIC Register Transfer Level to Graphic Data System...  ...Power, Performance, and Area (PPA) designs.Manage full-chip level physical implementation.Define and implement...  ...qualifications:Bachelor's degree in Electrical Engineering or equivalent practical experience.... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world...  ...will be doing:Working with architects, design leads, physical design leads and package leads, you will develop and to... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible...  .... The team collaborates with the front design team to understand the clocking requirements...  ...and back end team to help craft the physical floorplan of the chip. The team explains... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $160k - $275k

     ...models run as efficiently as allowed by physics, bringing the world years ahead in AI quality...  .... MatX is seeking silicon physical design engineers to join our team as we create best-in-class...  ...8 years of industry experience in ASIC Physical DesignGreat interpersonal and communication... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    18 hours ago
  • $200k - $290k

     ...-speed inference.About The Role:As a senior front-end design engineer, you will be a key part of the world-...  ...closely with the design verification, physical design, software and system teams to...  ...a plus.Experience managing external ASIC vendor through product development cycle... 
    Senior
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    10 hours ago
  • $175k - $280k

     ...the ultimate goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience...  ...AND BENEFITS:Pay range: Physical Design Engineer/Senior: $175,000.00 - $280,000.00/per year Your actual level and... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    18 hours ago
  • $156.4k - $253k

     ...Summary About the Role Join our ASIC team and help deliver the digital logic...  ...platforms. You will own module design from specification through silicon bring...  ...working with world‑class verification and physical‑design engineers to hit aggressive performance, power,... 
    Senior
    Full time
    Work at office

    Jobleads-US

    Santa Clara, CA
    1 day ago
  • $129.2k - $209k

     ...that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking...  ..., marital status, medical condition, national origin, physical or mental disability, political affiliation, protected... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  •  ...Palo Alto Networks, Inc. is seeking an experienced ASIC design professional to own frontend design from spec to silicon bring-up for our...  ...gen firewall platforms. You will work with verification and physical‑design teams to hit aggressive performance, power, and... 
    Senior

    Jobleads-US

    Santa Clara, CA
    1 day ago
  •  ...The Boeing Company in Mountain View, CA is seeking ASIC Design Engineers focused on Design-for-Test (DFT) and Physical Design (Synthesis and Timing). You will advance space and aerospace digital subsystems and collaborate across RTL, verification, and backend teams.... 

    Jobleads-US

    Mountain View, CA
    1 day ago
  •  ...Synopsys, Inc. seeks an experienced ASIC physical design engineer to drive timing closure for advanced-node designs and lead signoff readiness across block, subsystem, and full-chip implementations. You will build repeatable design flows using TCL, Python, and Perl,... 
    Senior

    Jobleads-US

    Sunnyvale, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements...  ...OverviewWe are seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced ASIC... 
    Senior

    CyberCoders

    Santa Clara, CA
    18 hours ago
  •  ...Synopsys is the leader in engineering solutions from silicon to systems...  ...industry-leading silicon design, IP, simulation and analysis...  ...the trenches of advanced-node physical design, where a 50ps timing violation...  ...of hands-on experience in ASIC physical design,... 
    Senior

    Jobleads-US

    Sunnyvale, CA
    1 day ago
  •  ...ROLE: You will contribute to the ASIC (chip) design for high-performance network chips...  ...the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success...  ...candidate will work with senior silicon design engineers. The candidate... 
    Senior

    AMD

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...limits of current EDA. NVIDIA's interposer designs are among the most complex in the...  ...for them is a small group of high-impact engineers who define how that design process works...  ...package design along with interposer and IC physical design.Strong expertise in developing... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of NVIDIA's products -... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    18 hours ago
  •  ...shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs...  ...and contribute to advanced-node physical design for complex ASIC and SoC products, driving...  ...RTL, CAD, technology, and product engineering teams, you will help deliver high-quality... 
    Senior

    AMD

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $167.7k - $245.2k

     ...Because full product development—from design to qualification to production—is...  ...and close coverage.Work closely with physical design team to close design timing and...  ...’s degree in Electrical or Computer engineering and 7+ years of ASIC Design related experience, or Master... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $138k - $206k

     ...global leader whose innovative designs are pushing the boundaries of...  ...both hardware and software engineers to identify and address the unique...  ...policy.What You’ll DoOwn the physical implementation of memory-...  ...timing closure — for complex ASIC/SoC designs.Proficiency with... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    1 day ago
  • $164.9k - $223.1k

    ASIC/FPGA Design and Verification Engineer - Space Electronics - (Senior or Principal) - MTVCompany:The Boeing CompanyBoeing Space, Intelligence & Weapons Systems has...  ...level micro-architecture, through HDL coding, and physical design realization (through gate-level netlists... 
    Senior
    Permanent employment
    Full time
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Boeing

    Mountain View, CA
    18 hours ago
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next...  ...collaboration skills to bridge technical gaps between internal block owners and external ASIC/IP vendors #J-18808-Ljbffr
    Senior

    ACL Digital

    San Jose, CA
    2 days ago
  • $250.6k - $362.6k

     ...Because full product development—from design to qualification to production—is...  ...digital world.Your ImpactCollaborate with physical design teams to identify high-value...  ...QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related experience, Master’s degree... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $125.7k - $203.1k

     ...Because full product development—from design to qualification to production—is within...  ...the digital world. Your Impact As a Physical Design Engineer, you will play a key role in the full...  ...education and work experience should be in ASIC Physical Design, ASIC design,... 
    Full time
    Temporary work
    Work experience placement
    Internship
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team, you will have the opportunity to tap into the unlimited potential of AI and change the... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $213k - $287.5k

     ...for their cloud services.We are seeking an experienced Sr. Physical Design STA Engineer to build the next generation of our cloud server platforms....  ...(examples: PrimeTime, Tempus, or others)- Understanding of ASIC Physical Design from RTL-to-GDSII- Understanding of other sign... 
    Senior
    Full time
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    10 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Physical Design Engineer. Be the first to apply!