Senior Memory Subsystem Verification Engineer
Qualcomm
Qualcomm Technologies, Inc. is seeking a motivated Design Verification Engineer to join its memory subsystem verification team.
You will develop verification strategies, build UVM-based testbenches, and drive coverage closure for high-performance memory interfaces (LPDDR/DDR/HBM) and related PHY logic. The role emphasizes hands-on verification with Verilog, SystemVerilog, UVM, and SVA, spanning the full verification lifecycle from planning to regression and debug.
#J-18808-LjbffrVacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior Memory Subsystem Verification Engineer in Santa Clara, CA vacancy
- ...6Reference26-01201TypeContract Experience: 5-12+ Years Responsibilities Verify the HBM-based Memory Controller subsystem using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and functional coverage. Verify the HBM protocol...Senior
ACL Digital
San Jose, CA5 days ago $168k - $264.5k
NVIDIA is seeking hardworking, motivated and creative Senior Verification Engineer for our GPU Memory Subsystem IP verification Team! At NVIDIA, we have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible...SeniorFull timeNvidia
Santa Clara, CA4 days ago$153.2k - $229.8k
...Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group ASICS EngineeringGeneral Summary... ...Qualcomm is seeking a motivated and experienced Design Verification Engineer to join its memory subsystem verification team. The successful candidate will be...SuggestedWork experience placementWork from homeQualcomm
Santa Clara, CA4 days ago$175.5k - $311.7k
...SoC DRAM Memory Subsystem Validation Engineering Program Manager Cupertino, California, United States Hardware Come and join the team that crafts... ...silicon issues across multi-functional teams: Design, Verification, Silicon Validation, Productization, System Hardware,...SuggestedRelocationApple Inc.
Cupertino, CA12 hours ago$108k - $184k
...Computing and Visualization.NVIDIA’s System Product Team is looking for curious, collaborative, and motivated hardware engineers to take our GPU memory subsystem from first silicon power-on to production.What you'll be doing:Planning and performing DDR memory tuning,...SuggestedFull timeNvidia
Santa Clara, CA1 day ago- ...NVIDIA is seeking a Senior ASIC Design Engineer to join our Memory Subsystem Team in Santa Clara. You will collaborate with architects, verification, formal verification and physical design to deliver a world-class memory subsystem solution. You will own micro-architecture...Senior
NVIDIA
Santa Clara, CA5 days ago - ...the Role SiFive is looking for a Principal Design Verification Engineer to lead verification of CPU-subsystem power-management functionality across complex SoC... ...development. Working on solving verification challenges of memory management units that are being reused across...Immediate start
SiFive
Santa Clara, CA4 days ago $136k - $218.5k
...lasting impact on the world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!Whatyou'llbedoing:As a member of our Memory... ...team, you will collaborate with architects/design verification/formal verification/physical design team to...SeniorFull timeNvidia
Santa Clara, CA1 day ago$168k - $258.75k
...Computing and Visualization. NVIDIA’s System Product Team is looking for curious, collaborative, and motivated hardware engineers to take our GPU memory subsystem from first silicon power-on to production.What you will be doing:Hands-on leadership of HBM/GDDR enablement,...Full timeNVIDIA
Santa Clara, CA5 days ago$150k - $250k
Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston... ...UCIe, PCIe, CXL, UALink), Memory SubsystemPosition... ...skilled Senior ASIC Verification Engineer to join our dynamic team. This... ...including memory subsystems and interconnect architecturesContribute...SeniorCyberCoders
Santa Clara, CA1 day ago$136k - $218.5k
NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU... ...development of the verification infrastructure for memory subsystem unitsVerify firmware code, with specific attention on...SeniorFull timeNvidia
Santa Clara, CA4 days ago- ...: 0001-01-01Our client is seeking a Senior ASIC Verification Engineer to join their team. As a Senior ASIC... ...insertion, compression/decompression logic, memory BIST, and logic BIST, using Siemens... ...verify DFT fabrics and IP within subsystems, ensuring correct connectivity,...SeniorTemporary workFor contractorsImmediate startRelocationFlexible hours
Experis
San Jose, CA2 days ago $220.92k - $311.89k
...applications across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical role in... ...for complex SoC IP blocks and subsystems.Develop and maintain formal verification... ...Internet of Things, the latest advances in memory and programmable solutions, and the...SeniorFull timeInternshipLocal areaImmediate startShift workIntel
Santa Clara, CA4 days ago- ...career.THE ROLEJoin our team to drive customer success on the memory subsystem across our silicon portfolio, covering DDR and LPDDR across... ...communication skills and experience collaborating with engineers located in different sites and timezones, and you can hold a...SeniorNight shift
AMD
San Jose, CA14 hours ago - ...s Silicon One team in San Jose seeks an experienced engineer to lead test planning and DFT verification for next‑gen silicon. You will develop test benches... ...7+ years in test planning and deep familiarity with memory architectures and DFT tools (DVE/Verdi, DesignWare,...Senior
Cisco
San Jose, CA3 days ago - ...building next-generation Physical AI SoCs and seeks a senior Design Verification Engineer. You will verify and deliver complex hardware and software... ..., root of trust, clock/topology, low power, and IO/memory subsystems. Sign-off, coverage closure and tape-out readiness are...Senior
Velaura
Santa Clara, CA4 days ago $184k - $287.5k
We are now looking for a Senior Firmware Verification and Bringup Engineer to join our Memory Subsystem Team! Widely considered to be one of the technology world’s most desirable employers, NVIDIA is an industry leader with groundbreaking developments in High-Performance...SeniorFull timeNvidia
Santa Clara, CA3 days ago- ...Rambus, a premier chip and silicon IP provider, seeks a Validation Manager for its Memory Interface Chip unit in the US. The role involves leading validation of memory buffer chips, coordinating cross-functional teams, and driving bench validation and lab automation efforts...SeniorFull time
Jobleads-US
San Jose, CA4 days ago $164.47k - $311.89k
...Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will... ...depth in DV methodologies, protocol verification, and memory subsystem behavior, with enough breadth in RTL, physical design,...SeniorFull timeInternshipLocal areaImmediate startShift workIntel
Santa Clara, CA4 days ago$200k - $300k
...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical... ...goals, and correctness criteria. Verify compute engines, memory subsystems, interconnect fabrics, control processors, DMA engines,...SeniorFlexible hoursVelaura AI, Inc.
Santa Clara, CA1 day ago- ...Architect, a frontier AI lab for chip design, seeks a Founding Member of the Technical Staff to own the AI-driven memory subsystem RTL design for production silicon. You will shape the microarchitecture, define DDR/HBM controller interfaces, and drive high-bandwidth,...Senior
Kindredventures
Palo Alto, CA4 days ago - ...Samsung Research America in Mountain View is seeking a Staff Engineer, SoC Architecture with expertise in memory subsystem and interconnect. This role involves leading the architectural design of next-generation SOCs, focusing on Fabric, System Cache, and DRAM controllers...Senior
Samsung Research America
Mountain View, CA4 days ago $152k - $179k
...Job Description Job Description Senior Memory Validation Engineer Location: Santa Clara, CA | Candidates must currently reside in California... ...You’ll own the data and automation layer for the memory subsystem: building test infrastructure that catches instability...SeniorFull time$136k - $218.5k
NVIDIA is seeking a motivated and creative Senior Verification Engineer to join our Tegra SoC IP Verification team. Our mission is to build the... ...of ASIC verification experience with complex IPs or SoC subsystems.Strong background in SystemVerilog, UVM, constrained-random...SeniorFull timeNvidia
Santa Clara, CA4 days ago$163k - $236k
...silicon products, validating ASIC subsystems such as boot, PCIe, memory (e.g., HBM, SRAM), compute cores,... ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... ..., and leverage your design and verification expertise to verify complex...SeniorWorldwideShift workGoogle
Sunnyvale, CA4 days ago$200k - $300k
...Role Overview We are looking for a talented Senior Formal Verification Engineer to define, own, and scale the formal verification effort that hardens... ...assertion IP. Familiarity with cache coherence, memory-consistency, and interconnect protocol verification....SeniorFlexible hoursVelaura AI, Inc.
Santa Clara, CA1 day ago$197.8k - $296.6k
...Senior Staff Engineer, SoC Architecture – Memory Subsystem and Interconnect The Samsung Research America SOC Architecture Lab provides innovative SoC architecture, bus / memory subsystem, multimedia subsystems and key IP blocks for future Samsung Galaxy products (Smartphones...SeniorHourly payWork at officeSamsung Research America
Mountain View, CA12 hours ago- ...THE ROLE: Adaptive and Embedded Computing Group (AECG) seeks a Senior Staff Silicon Design Verification Engineer to provide technical leadership and expertise in the verification of cutting-edge DRAM Memory Controller IPs (DDR5, LPDDR6, HBM4), high-speed Crypto, and Network...SeniorNight shift
AMD
San Jose, CA4 days ago - ...THE ROLE: The Infinity Fabric transport layer verification team is looking for a senior pre-silicon verification engineer to help verify our configurable switches and... ...verification strategy for complex GPU features or subsystems with cross‑project and cross‑product...Senior
AMD
Santa Clara, CA1 day ago - ...advance your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench... ...and debug teams to validate complex subsystems, working closely with globally distributed... ...in design verification (CPU, memory, networking, or similar domains)Experience...Senior
AMD
Santa Clara, CA1 day ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Memory Subsystem Verification Engineer. Be the first to apply!
Related searches
- validation consultant Santa Clara, CA
- senior design verification engineer Santa Clara, CA
- verification engineer Santa Clara, CA
- computer system validation engineer Santa Clara, CA
- soc design verification engineer Santa Clara, CA
- senior verification engineer Santa Clara, CA
- design verification engineer Santa Clara, CA
- verification & validation engineer Santa Clara, CA
- validation engineer Santa Clara, CA
- computer validation engineer Santa Clara, CA