Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. ASIC EDA Workflow Engineer

Tensordyne

About our company - Tensordyne (formerly Recogni) Artificial intelligence (AI) is transforming our world. It can perform cognitive functions that previously only humans could do, such as perceiving interactions across different modalities and environments - with the ability to quickly learn and then solve complex problems. Tensordyne is an AI system solution company that builds very high-performance, low-power generative AI inference systems. Our mission, through the creation of custom silicon, hardware and software, is to enable multimodal Generative AI inference acceleration at scale, with safe, sustainable, high-performance systems for our hyperscaler and neocloud data center customers. We are at the leading edge of advancing the latest research and product improvements for generative Al inference solutions that will make Al even more advantageous for compelling new generative AI applications. Tensordyne is a well funded, fast-paced startup company with headquarters in both Sunnyvale, CA, and Munich, Germany. We also have many talented team members working remotely across North America and Europe. We take care of our people and their families with comprehensive benefits, competitive compensation, flexible spending options, and recognition programs, because building category-defining technology starts with a healthy, supported team. Come join us as we shape the future of multimodal generative artificial intelligence! The Opportunity In this hands‑on, technology leadership role, you will lead EDA tool flow management, and associated engineering workflow development for Tensordyne's multimodal generative AI inference acceleration products. As a valued senior member of our ASIC team, you will guide and assist your colleagues to help improve and invent EDA workflows within a fast‑paced, agile HPC development environment that utilizes EDA tools from external companies like Cadence and as well as internally developed workflows. You will drive Tensordyne’s optimization, implementation and exploration of new EDA tools and technologies for the full ASIC chip design process. Your contributions will continuously innovate and improve scalable, reliable, high‑performance systems and tools to enable the next generation of Tensordyne products. This is a hands‑on role that’s ideal for ASIC EDA experts who have a multi‑disciplinary engineering/DevOps background, along with a keen interest in generative AI, and a passion for designing, debugging, optimizing and finding creative EDA solutions to complex technical challenges. In this role, you will work very closely with your ASIC team members who are engaged in the design and verification of Tensordyne products, to understand and improve their workflows and EDA needs. What you’ll bring Experience leading the development and support for compilation, build automation, testing, packaging and installation project generators that build object files like either CMake, GNU make, and/or Ninja, as well as experience with CI/CD and modern Git Branching workflows. Hands‑on ASIC engineering experience, that includes knowledge of VLSI/SoC chip design and verification workflows, with ASIC EDA tool suites from Synopsys and/or Cadence. Knowledge of Linux system administration and familiarity with cloud‑based DevOps, with experience in supporting EDA tools. Programming and debugging skills with key languages to automate tasks and improve efficiency using scripts. Prior work experience with supporting ASIC engineers with EDA workflows, including installation of new tool versions, FlexLM license management, and debugging/fixing issues with EDA vendors. Excellent analytical, written, and verbal interpersonal skills along with an ability to productively collaborate within a global engineering team that moves at a startup pace. Bachelor’s or Master's degree in Computer Science, Computer Engineering, Electrical Engineering or a related technical field. Culture & Values Put people first. We only succeed when our people succeed. Ethics and integrity always; Being open, honest, and respectful of everyone. Think Big. Be ambitious and have audacious goals. Aim for excellence. Quality and excellence count in everything we do. Own it and get it done. Results matter! Make each person better together, than they would be as an individual. Embrace each others’ differences, and embrace that there will be differences. Tensordyne is an equal opportunity employer. We believe that a diverse team is better at tackling complex problems and coming up with innovative solutions. All qualified applicants will receive consideration for employment without regard to age, color, gender identity or expression, marital status, national origin, disability, protected veteran status, race, religion, pregnancy, sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. #J-18808-Ljbffr Tensordyne

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Sr. ASIC EDA Workflow Engineer in Sunnyvale, CA vacancy
  • Tensordyne, based in Sunnyvale, CA, is looking for a technology leader in ASIC engineering. In this role, you will manage EDA tool flows and oversee engineering workflows for generative AI systems. The ideal candidate has extensive knowledge of EDA tools and chip design... 
    Senior

    Tensordyne

    Sunnyvale, CA
    1 day ago
  • $136k - $264.5k

    NVIDIA is seeking a Senior LPU ASIC Engineer to contribute to our innovative LPU chip design in Santa Clara, California. The role involves full...  ..., a B.S. in Electrical/Computer Engineering and proficiency in EDA tools. A competitive salary range from $136,000 to $264,500... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • ScOp Venture Capital is looking for a Senior Design and Verification Engineer to work on cutting-edge AI systems for EDA. You will collaborate closely with AI engineers to innovate chip design workflows and shape how AI understands engineering processes. The ideal... 
    Senior

    ScOp Venture Capital

    Santa Clara, CA
    1 day ago
  • Advanced Micro Devices, Inc. is looking for a Senior Modeling Engineer to enhance next-generation ASIC and system architecture development in Santa Clara, CA. The ideal candidate will possess deep expertise in C/C++, SystemC modeling, and ARM Fast Models, alongside strong... 
    Senior

    Advanced Micro Devices, Inc.

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This...  ...development and deployment of agentic AI frameworks for DV workflows such as stimulus generation, regression triage, debug,... 
    Senior
    Work experience placement
    Remote work

    Nvidia Corporation

    Santa Clara, CA
    1 day ago
  •  ...environment. About the role: As a senior member of Tensordyne’s ASIC team, you will lead all phases of ASIC verification and will be...  ...wide‑ranging and run the gamut of working closely with design engineers to stay abreast of the specification and implementation of ASIC... 
    Senior
    Work at office
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    1 day ago
  •  ...design and verification through agentic AI workflows. Founded by leading experts in AI and...  ..., verification, and simulation, enabling engineers to achieve unprecedented productivity and...  ...build cutting‑edge agentic AI systems for EDA. Your deep domain expertise in RTL design... 
    Senior
    Shift work

    ScOp Venture Capital

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...power convergence, and implement ECOs. Continuously improve workflows and designs by introducing more automation, resilience, and standardization...  ...BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years’ experience or MS (or equivalent experience)... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $120k - $400k

    A leading tech company in Mountain View is looking for an ASIC/SOC Silicon Physical Design Engineer. This role involves developing high-performance silicon, including challenges in block, subsystem, and chip-level designs. Candidates need a Bachelor's in Electrical Engineering... 
    Senior

    MatX

    Mountain View, CA
    2 days ago
  • A leading engineering talent provider in Sunnyvale, CA, is seeking an ASIC Power Engineer to enhance power efficiency in custom ASICs for AR/VR products. The ideal candidate will have over 10 years of experience in ASIC Power or Physical Design engineering, performing... 
    Senior

    Triple Crown

    Sunnyvale, CA
    1 day ago
  • $184k - $287.5k

    NVIDIA is seeking an experienced applied ML expert to join the Agentic Engineering team in Santa Clara, California. In this role, you'll develop agentic workflows that enhance code generation and testing while collaborating with early-adopter engineering teams. Responsibilities... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $153.2k - $229.8k

    A leading technology company in California is seeking an experienced ASIC Design Verification Engineer to oversee the verification lifecycle for digital power IPs. The ideal candidate will have at least 3 years of experience in verification roles and a Bachelor's degree... 
    Senior

    Qualcomm

    Santa Clara, CA
    15 hours ago
  • A technology company in Santa Clara is seeking an adaptive Design Verification Engineer to improve ASIC design verification processes. The ideal candidate has over 10 years of experience and expertise in C/C++, Verilog, and modern verification libraries. Responsibilities... 
    Senior
    Contract work

    Infobahn Softworld Inc

    Santa Clara, CA
    4 days ago
  • $100 - $105 per hour

    A leading Technology Consulting firm is urgently seeking a Design Engineer V specializing in Power ASIC Engineering for a hybrid role in Sunnyvale, CA. Candidates should have 10 years of experience in ASIC design, particularly power estimation and physical design. Key responsibilities... 
    Senior
    Contract work
    Immediate start

    Pyramid Consulting, Inc

    Sunnyvale, CA
    1 day ago
  • NVIDIA is seeking a Senior ASIC Verification Engineer to join the Coherent High Speed Interconnect team. In this critical role, you will verify the design and implementation of high-speed coherent interconnects for mobile SoCs and GPUs. The successful candidate will have... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • Advanced Micro Devices, Inc. in Santa Clara, CA, is seeking a Design Verification Engineer to drive verification closure on complex ASIC designs. The ideal candidate will have robust knowledge of SystemVerilog and UVM, and experience in debugging intricate architecture... 
    Senior

    Advanced Micro Devices, Inc.

    Santa Clara, CA
    1 day ago
  • NVIDIA is seeking a Senior Design Verification Engineer in Santa Clara to drive efficiency and automation within High Speed IO teams. This...  ...technologies. The ideal candidate needs extensive experience in ASIC design, verification methodologies, and programming skills... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  •  ...leading provider of hardware, embedded, software, and mechanical engineering talent. Businesses and technology teams, from Fortune 500...  ...onsite in Sunnyvale, CA Requirement: 10+ years of experience as an ASIC Power engineer or Physical Design engineer We are seeking an experienced... 
    Senior
    Contract work

    Triple Crown

    Sunnyvale, CA
    1 day ago
  •  ...and DFT (Design-for-Test) solutions for ASICs and 2.5D SiP (System-in-Package) that supports...  ...the company* Work closely with component engineers to resolve high DPPM ASIC issues at EMS...  ...experiences with ASIC suppliers, IP/EDA vendors, 2.5D SiP ecosystems partners, and... 
    Contract work
    Local area

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA is looking for an ASIC Verification Engineer to join their Santa Clara team. This role involves unit level verification of GPU hardware, collaborating across multiple teams including software and architecture. Applicants should possess a BS or MS degree and 5+ years... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • Google is seeking a Physical Low Power Validation Engineer in Sunnyvale, California, to shape the future of AI/ML hardware acceleration....  ...applications. Ideal candidates will have extensive experience in ASIC design and validation methodologies. You will lead technical engagements... 
    Senior

    Google

    Sunnyvale, CA
    1 day ago
  •  ...responsible for testability solutions of ASICs, memory, and 2.5D SiPs for Juniper’s product...  ...company. Work closely with component engineers to resolve high DPPM ASIC issues at EMS partner...  ...experiences with ASIC suppliers, IP/EDA vendors, 2.5D SiP ecosystems partners,... 
    Contract work
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    1 day ago
  • SpaceX is looking for a Sr. ASIC Design Verification Engineer to be part of the team developing cutting-edge ASICs for space and ground applications. You will be responsible for digital ASIC verification, testing, and validation to ensure the highest quality designs. The... 
    Senior

    SpaceX

    Sunnyvale, CA
    1 day ago
  • $136k - $218.5k

     ...NVIDIA, we are leading the charge in developing groundbreaking technologies that redefine the future of computing. As a Senior ASIC Power Engineer in our Santa Clara, CA office, you will play a meaningful role in crafting the power architecture of our world-class products... 
    Senior
    Work experience placement
    Work at office

    NVIDIA

    Santa Clara, CA
    1 day ago
  •  ...Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background with DDR...  ...Perl, and TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be... 
    Senior

    Infobahn Softworld Inc

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world’s leading GPUs. In this role, you will be doing unit level verification of the process scheduling and system interface hardware of the GPU. This position will be working across many NVIDIA teams... 
    Senior
    Shift work

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $153.2k - $229.8k

    Company Qualcomm Technologies, Inc. Job Area Engineering Group, Engineering Group > ASICS Engineering General Summary The DTECH team is part of the Global...  ...analysis, design automation and internal and external EDA tools, design analysis and optimization tools and platforms... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $120k - $220k

    Espace is looking for a Digital Design Verification Engineer based in Saratoga, California. The role requires proficiency in Verilog and...  ...semiconductor industry. You will be responsible for verifying ASICs in satellite and wireless telephony. The position offers a competitive... 
    Senior

    Espace

    Saratoga, CA
    1 day ago
  •  ...CA seeks a Senior Emulation/Verification Engineer with SystemVerilog/UVM expertise to accelerate...  ...Cadence Palladium or Synopsys ZeBu workflows, port verification environments, and collaborate...  ...Verification or Hardware Emulation for ASIC/SoC, strong RTL debugging skills, and... 
    Senior

    Prodapt

    Sunnyvale, CA
    1 day ago
  • $120k - $220k

    E-Space is looking for a Digital Design Verification Engineer in Saratoga, CA, to verify custom ASICs used in satellite and wireless telephony. The position requires proficiency in Verilog, SystemVerilog, and UVM, along with at least 4 years of relevant design verification... 
    Senior

    E-Space

    Saratoga, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. ASIC EDA Workflow Engineer. Be the first to apply!