Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior DFT Engineer for SoC/ASIC: ATPG & MBIST

SoftPathTechnologies

SoftPathTechnologies is seeking a DFT Engineer in Santa Clara, CA with 7+ years of hands-on experience in DFT/ATPG for SoC/ASIC designs. The role demands strong understanding of controllability, observability, and scan-based testing, plus expertise in ATPG pattern generation, MBIST, and IO test methodologies. You will contribute to clock DFT, RTL fundamentals, and use industry-standard DFT/ATPG tools to drive robust test solutions. #J-18808-Ljbffr SoftPathTechnologies

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior DFT Engineer for SoC/ASIC: ATPG & MBIST in Santa Clara, CA vacancy
  • QFocus Technologies LLC seeks a Senior DFT Engineer to define, architect, and execute robust Design...  ...Test strategies for high-performance SoCs/ASICs. You will collaborate with front-end,...  ...will lead DFT architectures (Scan, ATPG, MBIST, JTAG), perform insertion and... 
    Senior

    QFocus Technologies LLC

    Sunnyvale, CA
    2 days ago
  •  ...Innovation Labs is seeking an experienced DFT Engineer in Mountain View, CA to drive DFT flow,...  ...and verification activities within complex SoCs. The role collaborates with synthesis and...  ...candidate has a strong background in ATPG and ATPG-driven verification, along with... 
    Senior

    Value Innovation Labs

    Mountain View, CA
    2 days ago
  •  ...is seeking a Design for Test Engineer to join our chip design and product...  ...design, validate, and deploy DFT solutions for digital, analog,...  ...to market. You will work on ATPG, MBIST, and boundary scan, develop...  ...innovative environment. A strong ASIC pre-silicon background is... 
    Senior

    Lightmatter

    Mountain View, CA
    1 day ago
  • $135k - $160k

     ...goal of enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we’re...  ...run Automatic Test Pattern Generation (ATPG) tools and methodologies, including generating...  ..., and yield optimization on complex SoCs or ASICs Hands‑on experience with... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    InvestedintheMission

    Sunnyvale, CA
    1 day ago
  •  ...possible, with the ultimate goal of enabling human life on Mars.ASIC/SOC DFT ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our...  ...and refining scan insertion recipe for maximum coverageRun ATPG(Automatic Test Pattern Generation) analysis to ensure quality... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    4 days ago
  • Entrada Ventures is seeking a Senior DFT Verification Engineer to drive robust verification for ASIC DFT logic across planning, development, and closure. You will...  ...workflows, plus experience with scan/ATPG, JTAG, MBIST, and tester formats. #J-18808-Ljbffr Entrada... 
    Senior

    Entrada Ventures

    Palo Alto, CA
    1 day ago
  • $136k - $218.5k

     ...hardworking people in the world. We are now looking for a motivated DFT-Timing Engineer to join our dynamic and growing team. If you want to...  ...closure for DFT logic on all Nvidia chips (GPUs/CPUs/DPUs/LPUs/SoCs) at all hierarchical levels (block/cluster/full-chip).Work with... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • Position:Senior DFT Engineer (Einfochips)Job Description:What You'll Be Doing:...  ...enhancementMBIST Insertion and Verification:MBIST Insertion and Verification...  ...in DFTScan-Insertion, ATPG, GLS, Pattern Simulations (...  ...on multi-million gate count SoCs in the area of Networking,... 
    Senior
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    6 days ago
  •  ...Mountain View, California, is seeking an experienced DFT Engineer specialized in architecture and verification for SoCs. The ideal candidate will have over 5 years of...  ...of test methodologies and fault models relevant to ASIC design. #J-18808-Ljbffr Quest Global
    Senior

    Quest Global

    Mountain View, CA
    1 day ago
  • SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating... 
    Senior

    Latent AI

    Sunnyvale, CA
    1 day ago
  • SpaceX is seeking a Sr. ASIC DFT Engineer to develop advanced ASICs for space and ground infrastructures. This role involves optimizing DFT architectures and collaborating with various engineering teams to enhance the Starlink network's capabilities. Ideal candidates will... 
    Senior

    SpaceX

    Sunnyvale, CA
    1 day ago
  •  ...Technologies in Sunnyvale, CA, is seeking a Senior DFT Engineer to define and execute robust Design-...  ...Test strategies for high-performance SoCs/ASICs, collaborating with front-end,...  ..., implement DFT architectures (Scan, ATPG, MBIST, JTAG), and drive post-silicon bring-... 
    Senior

    QFocus Technologies

    Sunnyvale, CA
    1 day ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is seeking a SR. ASIC DFT ENGINEER to develop next-generation ASICs for Starlink, enhancing global internet connectivity. The ideal candidate has a Bachelor’s degree in electrical engineering and at least 5 years of experience in semiconductor... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    1 day ago
  • Job description Senior DFT EngineerMoTek Technologies has an immediate opening for a Senior DFT Engineer:The ideal candiate will be responsible for...  ...of DFT logic. Generate ATPG vectors, bring-up and debug...  ...logic functions (JTAG, BIST, mBIST, scan, boundary scan, ATPG)... 
    Senior
    Immediate start

    MoTek Technologies

    San Jose, CA
    6 days ago
  • $165k - $241.4k

     ...of the most complex ASICs being developed in...  ...with verification engineers, designers, and cross...  ...a versatile Senior Hardware Engineer to...  ...characterization, …), SoC failure analysis, Power...  ...-signal design, DFT, SRAM design and/or...  ...memory design and MBIST Experience with schematics... 
    Senior
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Flexible hours
    3 days per week

    CISCO Systems

    San Jose, CA
    5 days ago
  • NVIDIA AI is seeking engineers to develop software and tools that automate SoC design and build flows, boosting ASIC engineering efficiency. You will collaborate with design and verification teams and EDA vendors to implement high-speed design methodologies. The role requires... 
    Senior

    NVIDIA AI

    Santa Clara, CA
    10 hours ago
  •  ...power-efficient processor, system-on-chip (SoC). You’ll ensure Apple products and...  ...of customers quickly. Description As a DFT engineer you will be involved with the complete...  ...standards and practices in DFT, including ATPG, JTAG, MBIST and trade-offs between test quality and... 

    Apple Inc.

    Cupertino, CA
    1 day ago
  • $120k - $220k

     ...life. We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design team. In this...  ...designs, including scan, MBIST, BIST, and JTAG/IEEE 114...  ...tools • Own the full ATPG lifecycle: verification,...  ...DFT) for complex digital ASICs or SoCs • Hands-on experience... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    2 days ago
  • $183k - $247.6k

     ...around the world.As a Senior Digital ATE Test Engineer, you will be a key...  ...modem and communication SoCs powering Amazon Leo's...  ...partner closely with DFT, ASIC design, and...  ...gaps, and optimize scan/MBIST/BIST content for ATE...  ...techniques: scan, MBIST, ATPG, loopback.- JTAG, boundary... 
    Senior
    Permanent employment
    Local area
    Flexible hours

    Amazon

    Sunnyvale, CA
    2 days ago
  • A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within... 
    Senior

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $180k - $230k

    Job description: Our client, a cutting-edge developer of custom ASICs and SoCs for emerging technologies, is seeking a Senior ASIC Design Engineer to join their growing team in San Jose. This role is ideal for engineers with stable work histories, strong customer-facing... 
    Senior

    Affinity Executive Search

    San Jose, CA
    2 days ago
  • $136k - $218.5k

     ...choice to join us today.Design-for-Test Engineering at NVIDIA works on groundbreaking innovations...  ...crafting creative solutions for DFT architecture, verification and post-silicon...  ...including memories and IOs, fault modeling, ATPG and fault simulationExcellent analytical... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  •  ...DFT Engineer Office Location: Santa Clara, California Exp: 7+yrs No Of position:- 7 must...  ...years of hands-on experience in DFT and ATPG for SoC or ASIC designs Strong understanding of DFT...  ..., analysis, and debug Experience with MBIST, including memory test architectures and... 
    Work at office

    SOFTPATH TECHNOLOGIES

    Santa Clara, CA
    14 hours ago
  • $100k

     ...looking for contributors of all seniorities.Tenstorrent is seeking an engineer who will focus on pre-...  ...DFD logic in advanced AI SoCs, driving coverage of debug...  ...UVM and verification of DFT/DFD features, scan, and on...  ...test scenarios for scan, MBIST, array dump, and clock-stop... 
    Senior
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • As a Senior DFT Engineer at QFocus Technologies, you will be responsible for defining, architecting...  ...Test strategies for high-performance SoCs/ASICs. You will work closely with front-end...  ...DFT architectures including Scan, ATPG, MBIST, and JTAG / IEEE standards (1149.1, 1... 

    QFocus Technologies LLC

    Sunnyvale, CA
    2 days ago
  • $136k - $218.5k

     ...world.Our team develops the software that powers how NVIDIA's ASIC engineers design chips — building tools, automating flows, and co-developing...  ...Speed of Light. We're a cross-functional team working across SoC design, RTL, and build infrastructure, and we're looking for... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $164k - $185k

     ...-stacked photonics engine, Passage™, capable...  ..., and system-level DFT solutions for our highly...  ...test including ATPG and boundary scan...  ...activities for advanced ASIC designs Proven...  ...Knowledge of Basic SoC Architecture and HDL...  ...commercial EDA DFT tools on MBIST, ATPG, and Boundary... 
    Senior
    Full time
    Temporary work
    Flexible hours

    Lightmatter

    Mountain View, CA
    1 day ago
  • Title - Lead ASIC DFT Engineer Location: San Jose, CA. Visa: USC/GC Job Description Experience...  ...advanced DFT solutions for complex ASIC and SoC designs . This role requires deep...  ...across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post‑... 

    Accord Technologies Inc

    San Jose, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation...  ...base DOE plus equityRequirements: ASIC/SoC Verification, RTL Verification, UVM /...  ...highly skilled Senior ASIC Verification Engineer to join our dynamic team. This role is... 
    Senior

    CyberCoders

    Santa Clara, CA
    4 days ago
  • MatX is building a silicon-centric GenAI compute platform and seeks a Silicon DFT engineer to implement DFT functions across SERDES, boundary scan, and test modes for MatX products. You will collaborate with verification and firmware teams to bring up silicon test programs... 
    Senior

    MatX

    Mountain View, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior DFT Engineer for SoC/ASIC: ATPG & MBIST. Be the first to apply!