Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer

Saxon Global Inc

FE Infrastructure Engineer

The FE Infrastructure team is seeking a highly skilled, motivated Engineer to drive front-end flows, tools, and methodologies. This role requires deep technical expertise across multiple verification platforms and a proven track record of solving complex infrastructure challenges. You will spearhead regression management, tool deployment, and strategic collaborations with industry-leading EDA vendors to ensure seamless, scalable project continuity.

Key Responsibilities

Verification Flows: Design, scale, and maintain complex, automated FE Design Verification flows.

Regression Management: Lead regression management systems, troubleshoot pipeline bottlenecks, and triage coverage/fail issues.

EDA Vendor Relations: Act as primary contact for Synopsys VCS; liaise with EDA vendors to debug tools and resolve escalated issues.

Tool Deployment: Deploy and integrate RTL Architecture tools into primary front-end verification flows.

Version Control: Manage and optimize Git, Perforce, and Git-P4 workflows for development teams.

Required Qualifications

10+ years of experience with a Bachelor’s Degree in Computer Science/Engineering or in a related field

Proven experience in designing, maintaining, and troubleshooting FE Design Verification flows and CAD infrastructure for large-scale, high-performance projects.

Expertise in flow-based regression management, with strong analytical skills in debugging regression and coverage issues.

Familiarity with industry-standard tools including Synopsys VCS, IES, and RTL architecture tools, with hands-on experience in xprop configuration for VCS and IES.

Advanced knowledge of version control systems, particularly Git, Perforce, and Git-P4 interfaces, with an ability to support and streamline versioning workflows.

Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer in San Jose, CA vacancy
  • $180.2k - $297.2k

     ...by millions of people around the world. Come build with us!Role and ResponsibilitiesWe are seeking a highly skilled GPU Design Verification Engineer (GCDV) to join our team at SARC/ACL. As a key member of our team, you will concentrate on graphics core verification, with... 
    Suggested
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    1 day ago
  • $151k - $251.8k

     ...performance computing devices consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the verification of System IP, including coherent interconnects and caches. The ideal candidate... 
    Suggested
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $106.4k - $172.15k

     ...problem-solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed... 
    Suggested
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    1 day ago
  • $141.91k - $200.34k

    Job Details:Job Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to verification of next-generation interconnect and chassis IPs that scale across multiple product families. You will work closely... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $167.7k - $245.2k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...the digital world.Your ImpactSet vision and strategy for ASIC verification methodology and execution across multiple programs and product... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    15 hours ago
  •  ...enterprise environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 

    AMD

    Santa Clara, CA
    1 day ago
  • Change the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed signal electronic equipment... 
    Local area

    Texas Instruments

    Santa Clara, CA
    1 day ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’ll lead... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...ROLE: We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be... 

    AMD

    San Jose, CA
    3 days ago
  • $165k - $241.4k

     ...Switching, Routing, and Wireless products. We design networking hardware for enterprises,...  ...ImpactParticipate in the ASIC design verification for Cisco high-end switching products....  ...electrical/computer science/computer engineering/related degree and 7+ years of related... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • Position:Design Verification Engineer (Einfochips)Job Description:Experience: 6+ YearsLocation: San Jose CAJob Description:What candidate will Be Doing:At-least 6+ years of experience in System Verilog HVL and C++/CAt-least 6+ year of experience in UVM.Experience in complete... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    3 days ago
  • $80 - $90 per hour

     ...$90.00/hr Direct message the job poster from Infotree Global Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve client's abilities... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    3 days ago
  • $97.7k - $182.62k

     ...job and more exclusive features. Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a collaborative and forward-thinking team as a Design Verification Engineer, contributing to the validation of advanced System-on-Chip (SoC)... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    2 days ago
  •  ...Join to apply for the Design Verification Engineer role at Quest Global Quest Global delivers world‑class end‑to‑end engineering solutions by leveraging deep industry knowledge and digital expertise. The company solves complex challenges across aerospace & defense, automotive... 
    Full time

    QuEST Global

    San Jose, CA
    5 days ago
  • $75 - $90 per hour

     ...Global delivers world-class end-to-end engineering solutions by leveraging our deep industry...  ..., but also perpetually driven to design, develop, and test as a trusted partner...  ...leading and executing end-to-end design verification activities for IP, Subsystem, or SoC-level... 
    Hourly pay
    Work experience placement
    Remote work

    QuEST Global

    San Jose, CA
    1 day ago
  • $85.5k - $134k

     ...Overview of Role As a Advanced Physical Design and Verification Engineer, you will be responsible for the Design Rule Check, Layout vs. Schematic checking and fix all PDV/EMIR/Noise/SigEM violations and errors. You may also do customization and implementation of top... 
    Full time
    Internship
    Work at office

    TSMC

    San Jose, CA
    2 days ago
  •  ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background...  ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new... 

    Infobahn Softworld

    Santa Clara, CA
    4 days ago
  •  ...NVIDIA Corporation offers a 12-week Hardware Verification Internship where students work on impactful verification projects with our hardware teams. You should be actively enrolled in a relevant degree program (B.S./M.S./Ph.D.) and anticipate a graduation date clearly... 
    Internship

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $184.7k - $324.8k

     ...Design Verification Engineer Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas have a way of becoming great products, services, and customer experiences very quickly. We bring passion and dedication to... 
    Relocation

    Apple

    Cupertino, CA
    3 days ago
  • $2,000 per month

     ....Collaborate closely with teams across Design, DV, Silicon Validation, Performance, and...  ...WithExperience working with UVM verification environments.Background in design verification...  ...team in Cupertino, and greatly value engineering skills. We do not have boundaries between... 

    ETCHED LLC

    Cupertino, CA
    5 days ago
  • $120k - $200k

     ...one of their most valuable assets. About the team The Design Verification team works on the RDU, SambaNova's chip for machine learning...  ...alongside architects, RTL designers, and firmware engineers, and take ownership of verification plans from first draft through... 
    Full time
    Temporary work
    Local area
    Flexible hours

    SambaNova

    San Jose, CA
    2 days ago
  • $167.7k - $245.2k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ..., experiment more, and work quickly. As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $122.44k - $232.19k

     ...workloads.Position OverviewWe are seeking experienced pre-silicon verification engineers who are passionate about driving innovation at the...  ...hardware implementation. Working closely with architecture, design, and software teams, you will help drive verification strategies... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 

    ACL Digital

    San Jose, CA
    15 hours ago
  • $124k - $208.4k

     ...segments) consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute to the verification of top-level graphic core for Samsung’s next-generation mobile GPU.This... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    15 hours ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for next-... 

    AMD

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $164.47k - $311.89k

    Job Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $200k - $350k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence in the correctness... 
    Full time
    Flexible hours

    Velaura AI

    Santa Clara, CA
    13 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer. Be the first to apply!