Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior DFT Power Methodology Engineer

$196k - $310.5k

NVIDIA

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can address, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. Make the choice to join us today.Design-for-X Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions in AI for Chip Design and AI for Predictions in various use cases in manufacturing testing on some of the industry's most complex semiconductor chips.What you'll be doing:As a senior member in our team, you will work on innovating in the DFT Power, Thermal & Voltage Noise Methodology areas.This will include working on groundbreaking low power & thermal solutions for our manufacturing tests to be enabled at conditions that push the boundaries for our datacenter GPUs.You will work with multi-functional teams including Product Development & Power Architecture, implementing brand-new methodologies on hard-to-solve problems for improving our outgoing quality of chips.You will work on post-silicon data analysis for power to architect the next-gen solutions.In addition, you will help develop and deploy DFT methodologies for our next generation products using Applied ML & Gen AI solutions.You will also help mentor junior engineers on test designs and trade-offs including cost and quality.What we need to see:BSEE (or equivalent experience) with 12+, MSEE with 10+, or PhD with 6+ years of experience in DFT design & powerUnderstanding of fundamental DFT topics and VLSI areas of power, timing & voltage noiseExperience in Power Analysis, Thermal Analysis & IR Drop tools is a plus.Experience in application of AI for EDA-related problem-solving is a plus.Excellent knowledge in using statistical tools for data analysis & insights.Good exposure to multi-functional areas including RTL & clocks design, STA, place-n-route and power.Experience in Silicon debug and bring-up on the ATE or SLT platforms.Be able to think like a programmer so that this can be translated into action using AI Coding harnesses Outstanding written and oral communication skills with the curiosity to work on rare challenges.Ways to stand out from the crowd:Experience in managing DFT Power Methodology for designs Experience in post-silicon debug for thermal & IR DropGood understanding of technology and passionate about what you doStrong collaborative and interpersonal skills, specifically a proven ability to effectively guide and influence within a dynamic environmentNVIDIA offers highly competitive salaries and a comprehensive benefits package. We have some of the most forward-thinking and talented people in the world working for us and, due to unprecedented growth, our world-class engineering teams are growing fast. If you're a creative and autonomous engineer with real passion for technology, we want to hear from you!Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 196,000 USD - 310,500 USD for Level 5, and 232,000 USD - 368,000 USD for Level 6.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until July 4, 2026.This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa ClaraType: Full time

Vacancy posted 8 hours ago
Similar jobs that could be interesting for youBased on the Senior DFT Power Methodology Engineer in Santa Clara, CA vacancy
  • $136k - $218.5k

     ...Modeling Team, you will collaborate with Architects, ASIC Design Engineers, Low Power Engineers, Performance Engineers, Software Engineers, and...  ...world!What you'll be doing:Define and implement tools and methodologies for efficient data generation from post layout netlists to... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...best work. Come join the team and see how you can make a lasting impact on the world.We are now looking for a Senior Power Integrity Methodology CAD Engineer.What you'll be doing:Developing physical design methodologies for rail analysis and signoff.Responsible for coming... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $152k - $230k

     ...today.Design-for-Test Engineering at NVIDIA works on groundbreaking...  ...solutions for DFT architecture,...  ...you'll be doing:As a senior member in our team, you...  ...develop and deploy DFT methodologies for our next generation...  ...of experience in low-power DFT, Data Visualization... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    We are now looking for a Senior Signal & Power Integrity Engineer!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU...  ...data from lab measurements and/or modelling tool/methodology updates.Substrate and board layout SI guidelines creation... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $163k - $237k

     ...and metal stack analysis, influencing power architecture, including unique power rails...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...delivery and reliability solutions and methodologies that co-optimize across the entire design... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    8 hours ago
  • $168k - $264.5k

    NVIDIA Silicon Co-Design Group is looking for a versatile engineer to help redefine how low-power silicon validation and system bring-up are developed...  ...firmware, telemetry, and productization. We build the methodologies, infrastructure, and workflows that take low-power... 
    Senior
    Full time
    Worldwide

    Nvidia

    Santa Clara, CA
    1 day ago
  • Job description Senior DFT EngineerMoTek Technologies has an immediate opening for a Senior DFT Engineer:The ideal candiate will be responsible for DFT flows and implementation...  ...fault isolation of pattern failures ATPG methodology, Silicon bringup, and process yield... 
    Senior
    Immediate start

    MoTek Technologies

    San Jose, CA
    1 day ago
  • $199.8k - $266.4k

     ...Job Description Job Title: Senior Principal Engineer, Hardware Application...  ...Engineering — Signal Integrity & Power Integrity Location:...  ...with silicon teams to refine methodologies. Cross-Functional & Customer...  ...manufacturing flows, DFM/DFT, reliability testing, and high... 
    Senior
    Full time
    Relocation
    Visa sponsorship

    Fox Point Recruitment LLc

    Santa Clara, CA
    8 days ago
  • $168k - $264.5k

     ...highly motivated and self-starting Senior Circuit Design Engineer to join our dynamic and growing team...  ...challenging and exciting role to improve the power delivery of our designs, loves to...  ....Familiarity with design-for-test (DFT) methodology.Experience with scripting languages... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board...  ...Build and take ownership of the Sim-to-Si correlation methodology for noise. You know when a model is lying and when... 
    Senior
    Full time
    Live in

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...CPU silicon program from first power-on to high-volume production. SCG...  ...Embedded markets.We are hiring a Senior Silicon Power and Thermal Controllers Engineer to design, implement, and...  ...and test infrastructure — refine methodologies, sharpen procedures, and bring new... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...world. We are now looking for a motivated DFT-Timing Engineer to join our dynamic and growing team....  ...custom DFT designs, drive timing and power convergence, and implement ECOs....  ...Processor, IO, SMVA, etc.Experience in methodology and/or workflow development.NVIDIA is... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    We are looking for a Senior Verification Infrastructure Engineer to join the SoC verification team at NVIDIA. In this role, you will build, develop, and...  ...requirementsDrive best practices in verification methodology, scalability, performance optimization, and debuggabilitySupport... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...a skilled and motivated Implementation Methodology Engineer for NVIDIA's elite VLSI team. This role...  ...analysis on timing closure bottlenecks, power limiters, and long-tail QoR issues....  ...optimization.Partner with architecture, RTL, DFT, physical build, and sign-off teams to... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $196k - $310.5k

     ...world.NVIDIA Silicon Codesign Group is seeking a versatile engineer to join the HW bring-up methodology team. The SCG team is uniquely positioned to have an...  ...teams across Architecture, Build, Validation, DFT, SW, System, and Operations to drive shared bringup achievements... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    8 hours ago
  • $168k - $264.5k

     ...are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD...  ...collaboration with RTL, synthesis, DFT, foundry, timing other cross...  ...and SOC, with emphasis on PPA (Power, Performance, Area) and runtime... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...energy efficient. We develop and implement methodologies that leverage innovative AI advancements to enhance Nvidia's power team capabilities.As an essential part of our...  ...of data structures, algorithms, and software engineering principles.Familiarity with training and... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...join us today.Design-for-Test Engineering at NVIDIA works on...  ...crafting creative solutions for DFT architecture, verification and...  ...help develop and deploy DFT methodologies for our next generation products...  ...design, STA, place-n-route and power, to ensure we are making the... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $200k - $260k

     ...Responsibilities Serve as the senior SI/PI technical...  ...SerDes channels, power delivery networks, and...  ...teams to refine tuning methodologies. Run and review power...  ..., and platform engineering teams — closing the loop...  ...flows, including DFM/DFT, reliability testing,... 
    Senior

    Phizenix

    Santa Clara, CA
    2 days ago
  • $179k - $286k

     ...We are seeking an experienced Senior DFT Technical Manager to lead DFT design and implementation...  ...between customers and MediaTek engineering teams. The ideal candidate will have strong...  ...customers and internal teams on DFT methodology, implementation flow, coverage closure,... 
    Senior
    Temporary work

    MediaTek Research Lab Inc.

    San Jose, CA
    4 days ago
  • $159k - $231k

    Design system-level power delivery network solutions across silicon, substrate packaging, and printed...  ...to enhance simulation capabilities and methodologies.Minimum qualifications:Bachelor’s degree in Electrical Engineering, Computer Engineering, Physics, a related field... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    8 hours ago
  • $182k - $319k

     ...City: San Jose General OverviewFunctional Area: Engineering (ENG)Career Stream: Engineering (ENG)Role: Senior Principal (SPR)Job Title: Senior Principal, Design...  ...and the next.Our customers experience firsthand the power of our people - people who share a passion for innovation... 
    Senior
    Local area

    Celestica

    San Jose, CA
    1 day ago
  •  ...advance your career. THE ROLE: As a Sr. Signal Integrity/Power Integrity Engineer in our Networking Technology & Solutions Group (NTSG), you...  ...connectors/cablesUtilize industry-standard tools and methodologies to perform a variety of time/frequency domain signal integrity... 
    Senior

    AMD

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...for an Sr. Architecture Energy Modeling Engineer! At NVIDIA, we pride ourselves in having...  ...researching, developing, and deploying methodologies to help NVIDIA's products become more energy...  ...developing Machine Learning based power models to analyze and reduce power consumption... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We are now looking for a Senior Signal & Power Integrity Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We are now looking for a Senior ASIC Power Engineer!NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have real impact... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    We’re looking for a Senior Power Architecture & Optimization Engineer to push the limits of energy efficiency using advanced analytics and AI, including LLMs trained specifically for power analysis.NVIDIA’s leadership in accelerated computing depends on building the most... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $300k

     ...several prestigious awards, such as Best Engineering Team, Best Company for Diversity,...  ...the limits of performance, density, and power efficiency. This wouldn’t be possible without...  ...technologies in the industry. We’re looking for a Senior Signal Integrity / Power Integrity... 
    Senior
    Contract work

    Arista Networks

    Santa Clara, CA
    2 days ago
  • $150k - $230k

     ...has earned us several prestigious awards, such as Best Engineering Team, Best Company for Diversity, Compensation, and...  ...hardware.What You'll Do Arista Networks is seeking a Senior Optical Signal Integrity / Power Integrity (SI/PI) Engineer to lead the design, simulation... 
    Senior
    Contract work

    Arista Networks

    Santa Clara, CA
    2 days ago
  • $120k - $275k

     ...AGI. MatX is seeking silicon micro-architects and design engineers to join our team as we create best-in-class silicon for high...  ...key technologies.What You'll Do HereDevelop and maintain power estimation methodologies for AI accelerator SoCs.Build and calibrate energy models... 
    Senior
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior DFT Power Methodology Engineer. Be the first to apply!