SoC Physical Design Engineer, STA/Timing
Apple Inc.
SoC Physical Design Engineer, STA/Timing
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! Join us to help deliver the next groundbreaking Apple product.In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SoC using state of the art process technology.
Description
- Work with design teams to understand and debug constraints and facilitate logic changes to improve timing.
- Work with the Physical Design team, highlighting issues and best practices.
- Help create timing ECO's for project tapeout.
- Create and maintain scripts and methodologies for analysis and runs.
- Create documentation and help with guidelines/specs.
- Deep analysis of timing paths to identify key issues.
- Implement timing infrastructure.
Minimum Qualifications
- Minimum Bachelor's degree with 0+ years industry experience
- Experience with STA.
- Experience with noise, crosstalk, and/or OCV effects.
Preferred Qualifications
- Familiar with important aspects of timing of large high-performance SoC designs in sub-micron technologies.
- Experience with STA and methodologies for timing closure.
- Familiar with circuit modeling, including SPICE models, and/pr worst-case corner selection.
- Good programming skills with Perl and TCL.
- Experience with large design STA and Timing Closure.
- Familiar with ECO techniques and implementation.
- Good communicator who can accurately describe issues and follow them through to completion.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant
At Apple, we believe accessibility is a fundamental human right. You'll find that idea reflected in everything here - in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple's workplace
Learn about reasonable accommodations for job applicants
Apple accepts applications to this posting on an ongoing basis.
#J-18808-Ljbffr$129.3k - $194.7k
...directly responsible for the physical implementation of design partition(s) (from netlist... ...) for a highly complex SoC using state of the art process... ...facilitate logic changes to improve timing.- Work with the Physical... ...experienceExperience with STA.Experience with noise,...SuggestedRelocation$100k
...seniorities.We’re looking for a Timing Engineer to join our silicon... ..., high-performance designs. You’ll collaborate... ...with logic, DFT, and physical design teams to debug... ...You AreExperienced in STA and passionate about enabling... ...RISC-V CPUs and AI SoCs.Advanced STA...SuggestedPermanent employment$116k - $189.75k
## ASIC Physical Design and Timing Engineer - New College Grad 2026Applylocations: US, CA, Santa Claratime type... ...of NVIDIA's GPUs, CPUs, DPUs and SoCs at block level, cluster level, and/or... ...in Timing and Static Timing Analysis (STA).* Hands-on experience in full-chip/sub...Suggested$170k - $230k
...Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA SpaceX was founded under the... ...ground grid generation, place and route, timing, noise, physical verification,... ...closure issues in static timing analysis (STA), noise, logic equivalency, physical...SuggestedPermanent employmentTemporary workWorldwideWeekend work$237k - $356k
...Ampere is a semiconductor design company for a new era,... ...Senior Principal Design Engineer specializing in Static Timing Analysis (STA) and timing methodology... ...closure for advanced CPU and SoC designs. This highly... ...deep expertise in STA, physical design, timing analysis,...SuggestedLocal area- ...N2P Systems is seeking an experienced Physical Design Engineer for its Sunnyvale office to drive RTL synthesis, timing optimization, and floorplanning across ASIC/SoC projects. You will collaborate across RTL, design, and verification teams to enhance implementation quality...Work at office
$143.1k - $264.2k
...SoC Physical Design Engineer, PnR job at Apple Inc.. Sunnyvale, CA. Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary... ...for partition(s) meeting schedule and design goals. Timing, physical and electrical verification and driving the...Relocation- ...implementation tradeoffs on timing, power, and area Develop and own gate-level design for CPU blocks:... ...static timing analysis (STA), signal integrity, IR... ...electromigration analysis, and physical/electrical signoff... ...s degree in Electrical Engineering, Computer Engineering,...Full time
$213k - $287.5k
...for their cloud services.We are seeking an experienced Sr. Physical Design STA Engineer to build the next generation of our cloud server platforms... ...& maintain flows for block and full-chip level static timing analysis• Write, debug & validate timing constraints for blocks...Full timeLocal areaFlexible hours$213k - $287.5k
Annapurna Labs designs silicon and software that accelerates innovation... ...were unimaginable a short time ago—even yesterday. Our... ...customers change the world.Custom SoCs (System on Chip) live at the... .... We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new...Local areaFlexible hours$142.2k - $213.4k
...Inc. Job Area: Engineering Group, Engineering Group... ...in the world to create designs that push the envelope on... ..., develop and drive CPU timing closure for Oryon CPU Cores. As a CPU Physical Design Timing Engineer,... ...coding scripts used with STA native tools and also useful...Work experience placementWork from home$150.4k - $277.6k
...SoC Physical Design Engineer - Power Delivery Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products... ...of industry standard tools for PNR, Voltage Drop Analysis, STA & Layout Verification. Preferred Qualifications Familiar...Relocation$160k - $220k
...About the Role Join our Physical Design (SoC Integration) team responsible... ...a Sr. Staff Physical Design Engineer, you will lead physical implementation... ...or Cadence Innovus) Drive timing closure and signoff using... ...between extraction and STA results Own physical...For contractorsRelocation$150.4k - $277.6k
...thinking and unusually hardworking Physical Design Engineer. As a member of our wide-... ...with architecture, CAD, timing and logic design teams, with... ...experience in high PHY and/or SOC designs. Deep Knowledge... ...understanding of Extraction and STA methodology and tools....Relocation$180k - $240k
...North San Jose client seeks a highly experienced physical designer passionate about delivering high value, customer specific SoCs for applications like High-Performance... ...Libraries. Power analysis. IR-drop. Static Timing Analysis. Physical Verification (PV) and fix...H1b- ...for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic... ...and low-power CPUs, GPUs, SoCs at block level, cluster... ...physical design, such as driving timing convergence, timing... ...chip Static Timing Analysis (STA), timing constraints generation...Shift work
- ...Annapurna Labs (U.S.) Inc. in Cupertino seeks a skilled SSTA engineer to design and optimize timing flows for ASICs. You will develop timing constraints, run STA, and collaborate with RTL/Arch teams to deliver high-performance, cost-efficient silicon. The role emphasizes...
$129.3k - $225.3k
...’ll add something.DescriptionAs an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign... ...understand and develop flow, and with Physical design team to close and sign-off timing...Relocation$184.7k - $324.8k
...and innovative CPU design team; you will contribute... ...problems in the physical design (PD)... ...design and influence SOC teams as well. You... ...and design teams to engineer new flows/algorithms... ...collaboration across STA, library, tech and... ...digital circuits, timing/power concepts, and...Relocation$100k
...Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives the... ...with 10+ years of ASIC/SoC/CPU experience, ideally focused... ...and signoff, including timing closure, power... ...and route, CTS, extraction, STA, SI, EM/IR, and physical verification...Permanent employmentRemote work$184.7k - $324.8k
...Apple product!Come help us design the next generation of... ...and unusually talented engineer. As a member of our... ...directly involved in our physical design methodology... ...functional teams to ensure our SoCs achieve the optimal... ...flows in an effective and timely manner. You will verify...Relocation$168k - $264.5k
...the world.We are looking for a physical design engineer to be a part of NVIDIA’s... ...scale, in the shortest possible time. Your work in physical design... ...CPU, Network processors and SOC, with emphasis on PPA (Power,... ...optimizationStrong background in STA, extraction, timing and RC...Full timeRemote work$125.7k - $203.1k
...full product development—from design to qualification to... ...world. Your Impact As a Physical Design Engineer, you will play a key role in... ...optimize floor planning and timing, analyze and improve backend... ...Perform static timing analysis (STA), setup reviews, and sign-offs...Full timeTemporary workWork experience placementInternshipLocal areaFlexible hours- ...Apple Inc. in California is seeking a SoC Physical Design Engineer specializing in STA/Timing to join our hardware team in San Jose. You will own the physical implementation from netlist to tapeout for a complex SoC using state-of-the-art process technology. Responsibilities...
$100k
...Tenstorrent is seeking Physical Design Engineers for high-performance AI SOCs, focusing on synthesis to tapeout. This hybrid role allows you to work with talented engineers and requires strong skills in physical design and verification. Compensation ranges from $100k...- ...Altera is seeking a highly motivated Senior Physical Design Engineer to join our Physical Design organization. You will implement custom IP and SoC designs from RTL through GDSII, driving physical implementation, timing closure, power optimization, and design signoff for...
- We're Hiring: Physical Design Engineer - 3DIC We are looking for an experienced Physical... ...assemblies, and TSV planning. Drive timing closure, Static Timing Analysis (STA), IR drop, and Electromigration... .... 5-10 years of hands-on ASIC/SoC Physical Design experience....Full time
- Job Title Physical Design Engineer Location Sunnyvale, CA OR Austin, TX Duration... ...for high-performance ASICs, SoCs, and custom silicon chips... ...tree synthesis (CTS), routing, timing closure, and sign-off... ...using static timing analysis (STA). Power & IR Drop Analysis:...
$125.7k - $203.1k
...full product development—from design to qualification to... ...digital world. Your Impact As a Physical Design Engineer, you will play a key role in... ...optimize floor planning and timing, analyze and improve backend... ...Perform static timing analysis (STA), setup reviews, and sign-...Full timeTemporary workWork experience placementInternshipLocal areaFlexible hours$143.8k - $230k
...Principal Physical Design Engineer, STA — ASIC Products Division (APD) Location: San Jose, CA Position Type: Full‑Time Who We Are — Physical Design Team in APD Broadcom’s ASIC Products Division (APD) is the global leader in custom high-performance silicon solutions...Full timeLocal area
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to SoC Physical Design Engineer, STA/Timing. Be the first to apply!
- senior fpga design engineer Cupertino, CA
- ic design engineer Cupertino, CA
- senior asic design engineer Cupertino, CA
- data center design engineer Cupertino, CA
- design engineer Cupertino, CA
- senior software design engineer Cupertino, CA
- product engineer Cupertino, CA
- sr. product engineer Cupertino, CA
- industrial design engineer Cupertino, CA
- rtl design engineer Cupertino, CA



