Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal SoC IP & Interconnect Architect

$182k - $273k

Ampere

Description Invent the future with us. Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute. As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications. Join us at Ampere and work alongside a passionate and growing team - we’d love to have you apply! About The Role As a Principal SoC IP & Interconnect Architect , you will apply deep technical expertise and architectural leadership to define and integrate advanced SoC and interconnect IP for next-generation Ampere products. This critical role drives the architecture of high-performance I/O and interconnect subsystems, navigating complex system-level requirements and integration tradeoffs. What You'll Achieve Lead the definition, architecture, and integration of SoC and interconnect IP for next-gen Ampere products. Own the end-to-end architecture of one or more I/O and interconnect subsystems, balancing performance, scalability, power, reliability, and platform requirements. Drive cross-functional alignment with system architects, design, verification, and software teams to deliver cohesive, production-ready SoC IP solutions. Outline subsystem interfaces, integration strategies, and architectural requirements to ensure seamless connectivity across the SoC platform. Define subsystem-level SoC architecture in collaboration with CPU and compute-engine teams, aligning with the SoC chassis, global architecture, and integration requirements. Influence key technical decisions and resolve complex architecture and integration tradeoffs throughout the product development lifecycle. About You 6+ years of proven SoC architecture or design experience. Familiar with SoC interconnect and coherent fabric architecture. Deep understanding of AMBA-based interconnect protocols (AXI and CHI), and their application in high-performance, cache-coherent SoC designs. Knowledge of cache-coherent memory systems, DMA traffic, and interconnect performance tradeoffs. Hands-on experience developing architectural performance models for bandwidth, latency, scalability, and workload analysis. Experience across the full IP lifecycle, from IP selection and integration through silicon validation, performance debug, and bring-up. Additional skills highly desired: Previous RTL/Logic Design or Design Verification Experience; IP Integration: Boot / Reset Flows, Performance Modeling; Power Delivery; Power Management; Clocking; Debug/Trace; Interrupts; RAS Education BS degree in Electrical Engineering, Computer Engineering, or Computer Science & 8 years of related experience, MS degree & 6 years, or PhD & 3 years. What We’ll Offer At Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, cash long-term incentive, and comprehensive benefits. The full base pay range for this role is between $182,000 and $273,000, except in the San Francisco Bay Area where the range is between $195,000 and $292,000. Our benefits include health, wellness, and financial programs that support employees through every stage of life. Benefits Highlights Include Premium medical insurance, dental insurance, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future. Unlimited Flextime and 10+ paid holidays so that you can embrace a healthy work-life balance. A variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day. And there are much more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our employees to do more and grow more. We are excited to share more about our career opportunities with you through the interview process. Ampere is an inclusive and equal opportunity employer and welcomes applicants from all backgrounds. All qualified applicants will receive consideration for employment without regard to race, color, national origin, citizenship, religion, age, veteran and/or military status, sex, sexual orientation, gender, gender identity, gender expression, physical or mental disability, or any other basis protected by federal, state or local law. #J-18808-Ljbffr Ampere

Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Principal SoC IP & Interconnect Architect in Santa Clara, CA vacancy
  • $200k - $300k

    Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob Location...  ...on high-bandwidth optical interconnects for XPU memory expansion....  ...AI accelerators and SoCs. The role combines deep expertise...  ...systems teams, and external IP partners to align on... 
    Principal

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $209.5k - $299.2k

     ...industry. About the Role As a Principal NoC IP Micro‑Architect, you will be responsible for the end...  ...product teams to deliver high‑performance interconnect solutions optimized for power,...  ...leadership role requiring deep expertise in SoC interconnect architectures, NoC... 
    Principal
    Work experience placement
    Local area
    Shift work
    Night shift

    altera

    San Jose, CA
    4 days ago
  • $209.5k - $299.2k

     ...cloud, networking, and edge. About the Role As a Principal NoC IP Micro‑Architect, you will lead the end‑to‑end architecture, microarchitecture...  ...design, and product teams to deliver high‑performance interconnect solutions optimized for power, performance, area,... 
    Principal
    Local area
    Night shift

    191 Altera Corporation

    San Jose, CA
    2 days ago
  • $272k - $431.25k

     ...We are looking for a Principal Architect for SoC and System performance modelling.The NVIDIA Architecture Modeling group is looking for architects and software developers to join our various architecture efforts. A key part of NVIDIA's strength is to innovate in parallel... 
    Principal
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 hours ago
  • $272k - $431.25k

    NVIDIA is seeking a Principal SoC Architect to join our architecture team and drive the next generation of Edge AI, Robotics, and Autonomous Driving platforms.NVIDIA is developing processor and system architectures that power the world’s most advanced autonomous machines... 
    Principal
    Full time

    Nvidia

    Santa Clara, CA
    3 hours ago
  •  ...Overview:At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect architectures-coherent and non-coherent-for scalable SoC platforms. You will work across markets...  ...a range of silicon products.Define IP and subsystem roadmaps for high-speed... 
    Principal
    Work at office
    Local area
    Shift work

    ARM

    San Jose, CA
    3 hours ago
  • $208k - $327.75k

     ...are looking for a Senior AI Architect to help define the next generation...  ...NVIDIA’s future embedded SoC architectures. This is a highly...  ...CPU, DLA, memory hierarchy, interconnects, and accelerator subsystems....  ...influence future NVIDIA silicon, IP, and system-level design... 
    Full time
    Worldwide

    Nvidia

    Santa Clara, CA
    3 days ago
  • NVIDIA seeks a Principal SoC Architect to lead the next generation of Edge AI, robotics, and autonomous driving platforms. You will own the architectural definition of SoCs integrating GPUs, vision accelerators, and real-time processors into a single silicon fabric. The... 
    Principal

    Nvidia Corporation

    Santa Clara, CA
    4 days ago
  • $200k - $275k

     ...at and on LinkedIn and X.Principal AI Accelerator Architect Lead Boston, MA; San Jose,...  ...across domains such as compute IP, processors, accelerators,...  ...multiple projects and SoC generations. Minimum Qualifications...  ..., memory hierarchies, interconnects, peripherals, and chip-... 
    Principal
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    4 days ago
  •  ...needs to keep our world moving forward. Job Description An AI Interconnect Architect defines and engineers high-speed networking and...  ...specifications. Cross-functional Collaboration: Work with SoC, package design, and software teams to ensure seamless integration... 
    Principal

    Sandisk

    Milpitas, CA
    16 hours ago
  •  ...looking for a world-class Memory Subsystem Architect to join our SoC team at Baidu’s Sunnyvale office. The...  ...experience in Silicon architecture or IP design mainly focusing on memory...  ...environments.Solid background of System interconnect, System MMUs, Caches and Memory Technologies... 
    Work at office

    Baidu

    Sunnyvale, CA
    3 days ago
  • Job Overview:At Arm an SoC Architect is a technical role responsible for architecting and designing...  ...s SoC architecture based on Arm product IP and system architecture to meet the...  ...management, clocking, coherent and non-coherent interconnect, PCIe/CXL, multi-level caching... 
    Work at office
    Local area

    ARM

    San Jose, CA
    3 days ago
  •  ....THE ROLEWe are seeking an experienced SoC Architect to lead the architecture of next-generation...  ...spans digital architecture, analog IP integration, packaging, signal integrity...  ...processors, memory subsystems, interconnects, AI engines, GPUs, multimedia blocks, and... 

    AMD

    San Jose, CA
    3 days ago
  •  ...Computing Group is looking for a Senior SoC Architect to join the team in defining the next...  ...customers, partners, product planning, SoC and IP architects, and design & verification...  ....Knowledge of ARM Processors and AXI Interconnects desired.Knowledge of FPGA and AI/ML... 
    Flexible hours

    AMD

    San Jose, CA
    3 hours ago
  • $151k - $251.8k

     ...excellence for Intellectual Property (IP) that is applied to high-performance...  ...with us!Role and ResponsibilitiesAs a SoC Performance Architect, you will primarily be responsible...  ...memory subsystem design including caches, interconnects and memory controllersBuild SoC... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $175k - $350k

     ...Overview We are seeking a SoC Architect to define and drive the architecture of...  ...emphasis on scalability, performance, interconnects, and system-level optimization ....  ...TylSemi builds the chiplet infrastructure IP - the IO, power delivery, and interconnect... 
    Remote work
    Shift work

    TylSemi

    San Jose, CA
    4 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High...  ...Verification, High-Speed SoC, PCIe / UALink / SerDes,...  ...execution for complex IP (PCIe, SerDes, UALink, interconnect) and full-chip integrations...  ...to meet coverage targets.Architect and implement bring-up... 
    Principal

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $240k - $300k

    Job Title: Sr. ASIC/SoC ArchitectJob Location: San Jose, CA or Irvine, CACompensation...  ...seeking a highly skilled Sr. ASIC/SoC Architect to lead the design and development of advanced...  ....Develop and validate on-chip interconnects and network-on-chip architectures.Contribute... 
    Flexible hours
    Night shift

    CyberCoders

    Santa Clara, CA
    3 hours ago
  • $142.8k - $274.8k

     ...is of paramount importance. To achieve this goal, the AI SoC Development team is instrumental in defining and delivering...  ...and optimize the Cloud infrastructure.We are looking for a Principal SoC Circuit Architect to join the team.ResponsibilitiesSoc level definition of... 
    Principal
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    3 hours ago
  •  ...product portfolio includes world leading MCUs, SoCs, Analog and power products, plus Winning...  ...requirements. Oversee subsystem and IP integration, ensuring successful...  ...(NoC) architectures Data movement and interconnect fabrics High-bandwidth memory-centric... 
    Principal
    Full time
    Worldwide
    Night shift

    Renesas Electronics

    San Jose, CA
    29 days ago
  • $152k - $241.5k

    We are now looking for a Senior Hardware SoC Architect! Do you want to be a part of Artificial Intelligence Revolution? Would you like to work...  ...set of teams to define clock and reset architecture, based on IP and product requirements. This involves working with a broad... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 hours ago
  •  ...portfolio includes world leading MCUs, SoCs, Analog and power products, plus...  ...Job Description As the Senior Principal Platform Architect for UALink Switch Products, you will...  ...All-to-All) for tens of thousands of interconnected GPUs.  2. Platform Management &... 
    Principal
    Full time
    Worldwide

    Renesas Electronics

    San Jose, CA
    29 days ago
  • $184k - $356.5k

     ...We are now looking for a Senior Hardware Architect for our Tegra System-on-Chips (SoC) focused on Reliability, Availability, and Serviceability (RAS...  ...drive SoC-level RAS hardware architecture across CPUs, interconnects, memory systems, IOs, safety islands, firmware... 
    Full time

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $164k - $264.5k

     ...looking for an experienced PCIe Subsystem Architect to help define and deliver high-...  ...expertise across PCIe, CXL, Universal Chiplet Interconnect Express (UCIe), Non-Volatile Memory Express...  ...security requirements for server-class SoCs and accelerator subsystems. Good... 
    Principal
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $120k - $275k

     ...models. We are seeking an experienced System-on-Chip (SoC) Architect to lead the design of our next-generation AI-focused, server...  ...SoC architecture including memory, systems, interconnects, clocking, power, IP requirements, and system integrationDefine system flows... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    3 days per week

    MatX

    Mountain View, CA
    1 day ago
  • $100k

     ...general-purpose workloads. As a Performance Architect on our Platform Architecture team, you’...  ...design, cache coherency protocols, and interconnect fabrics to shape the future of high-...  ...driven decisions that directly influence our SoC performance.This role isremote, based... 
    Permanent employment
    Night shift

    Tenstorrent

    Santa Clara, CA
    3 days ago
  •  ...techniques tailored for d-Matrix's AI compute engine. We are seeking SoC Architect to lead our SoC Technologies Definition. This exciting...  ...and power efficiency, thermal management, memory, interconnects & packaging to deliver exceptional product experiences across... 
    Night shift

    d-Matrix

    Santa Clara, CA
    3 hours ago
  •  ...revolutionize AI silicon and system.DescriptionAs a Low Power SoC Architect, you will have the opportunity to independently design and define...  ...with floorplan/layout and other design aspectsWork with IPs architects to drive low power design, methodologies, techniques... 

    Baidu

    Sunnyvale, CA
    3 days ago
  • $224k - $356.5k

     ...make a lasting impact on the world.We are looking for a senior SoC/Product Architect to define and drive the architecture of next-generation low-...  ..., and IO architecture teams inside NVIDIA to align on shared IPs and integration strategiesTranslate customer requirements... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $138k - $206k

     ...technologies and trends across memory, computing, interconnect, and AI/ML, ensuring that our platforms...  ...PCIe, and other high-speed interconnect IP into a cohesive chiplet-based...  ...microarchitecture and RTL design for complex SoC and die integration.5+ years of experience... 
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    3 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal SoC IP & Interconnect Architect. Be the first to apply!