Senior ASIC Design Manager
Coherent Inc
Description
Primary Duties & Responsibilities
- Product specification and architecture definition of high-performance broadband ICs for optical communication.
- Lead the development of best-in-class ICs from concept to production.
- Oversee engineers to meet project schedules and provide hands-on technical leadership for teams across Coherent global sites
- Plan & manage evaluation of prototype silicon in close collaboration with the application and silicon characterization team.
- Help support IC qualification and transition to mass production.
- Collaborate with corporate cross-functional teams on advanced developments.
Education & Experience
- . in Electrical Engineering 15 years of experience or . and/or PhD in Electrical Engineering 10 years of experience.
- At least 5 years of related professional experience.
- Hands-on experience with design of RFICs > 20GHz 100GHz is a plus.
- Familiar with wired or optical communication.
Skills
- IC tape-out and productization experience
- Strong industry experience in at least one of the following areas:
- Coherent optical transceivers
- Fiber optics communication
- Wire-line RF transceivers
- SiGe Bicmos technology
- Solid understanding of high frequency (40GHz) IC design such as TIAs and Drivers.
- Solid understanding and experience in designing analog circuits in CMOS and SiGe BICMOS such as LDOs Opamps DACs power detectors VGAs.
- Good understanding of S-parameters transmission lines IC design techniques of broadband linear amplifiers and equalizers.
- Cadence IC design tools such as Virtuoso Spectre Spectre-RF PVS EMX Quantus.
- Solid understanding and hands-on experience in critical custom RF circuit layout
- Understanding of wired and optical communication systems & signal processing is preferred (FFE equalizers communication channel SNR analysis PAM4 QPSK 16QAM)
- Optical Coherent system knowledge is a plus.
- Basic understanding of optical devices (lasers Mach-Zehnder modulators EMLs silicon photonics) is desirable.
- Strong desire to drive product and technology development
- Excellent verbal and written communication skills.
- Excellent teamwork skills and strong independence.
- Self-motivated with innovative thinking.
Working Conditions
- 40-hour work week hybrid work (min 3 days on-site) is an option.
- Must be able to function in a fast-paced environment carrying out multiple projects at a time.
Safety Requirements
All employees are required to follow the site EHS procedures and Coherent Corp. Corporate EHS standards.
Quality and Environmental Responsibilities
Depending on location this position may be responsible for the execution and maintenance of the ISO 9000 and/or other applicable standards that may apply to the relevant roles and responsibilities within the Quality Management System and Environmental Management System.
CultureCommitment
Ensure adherence to companys values (ICARE) in all aspects of your position at Coherent Corp.:
I ntegrity Create an Environment of Trust
C ollaboration Innovate Through the Sharing of Ideas
A ccountability Own the Process and the Outcome
R espect Recognize the Value in Everyone
E nthusiasm Find a Sense of Purpose in Work
Coherent Corp. is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex gender identity sexual orientation race color religion national origin disability protected Veteran status age or any other characteristic protected by law.
If you need assistance or an accommodation due to a disability you may contact us at .
Required Experience:
Manager
- ...Cisco Systems, Inc. in Milpitas, CA seeks a Senior Technical Lead Hardware Board Design Engineer to shape multi-year hardware architecture for high-performance... .... You will lead cross-functional initiatives across ASIC, board design, signal integrity, power integrity, and...Senior
- ..., and robust test access within Cisco’s scalable silicon architecture. Join a global, collaborative team that drives performance, security, and innovation across Cisco’s silicon platforms, working closely with RTL and backend design groups to deliver #J-18808-Ljbffr...Senior
- ...GlobalFoundries is seeking a PMTS Digital Design Engineer to lead architecture implementation, microarchitecture development, and RTL design for high-performance processor cores and subsystems. The role requires deep processor design expertise and the ability to drive...Senior
- ...join our embedded software team, creating bare-metal firmware for neural network model execution on our ASIC-based ML accelerators. You will collaborate with RTL designers and software teams to drive design, verification, and performance improvements, mentor junior...Senior
$221k - $301k
...Principal Memory Design Engineer/Senior Technical Manager Category Chip Design Location San Jose, CA Experience More than 8 Years Work... ...circuits. This role focuses on high-performance compute (HPC) ASIC solutions for Data Center AI and Networking, as well as...SeniorTemporary work$167k - $275k
...foundry providing a unique combination of design, development, and fabrication services... ...information, visit Summary of Role The Senior Manager / Deputy Director, Processor Design, is... ...and memory subsystems, SoC integration, ASIC design flow, Synthesis and timing...SeniorLocal area$186.9k - $267.7k
...long track record of building complex and high-performance Silicon ASICs. Our silicon devices drive the world’s most complex networks and... ...ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our substrates use the latest...Full timeTemporary workLocal areaRemote workFlexible hours$192k - $278k
...Share ASIC Design Verification Manager, Google Cloud corporate_fare Google place Sunnyvale, CA, USA X In most instances, this position requires in-person interviews as part of the hiring process. ~ Bachelor's degree in Electrical Engineering, Computer...Worldwide- ...Altera Corporation in San Jose, California, seeks a Senior Physical Design Lead — Execution to drive day-to-day physical design execution from floorplan through tapeout, across blocks and full-chip integration. You will own the schedule and quality, coordinate across...Senior
- ...SiFive in Santa Clara, CA, is seeking a senior power analysis engineer to develop and deploy... ...power consumption. You will partner with design teams to drive accurate power models and... ...-level expertise in power benchmarking, ASIC power analysis, and HW/SW development,...Senior
- ...Comet Group in San Jose seeks an RF System Design Manager to lead as the key technical interface with customers, defining engineering requirements and building relationships. You will drive development teams, craft high-power RF solutions for plasma power delivery, and...Senior
- ...Nuvacore is building ground-up high performance, low-power CPU for next-generation compute workloads. As a CPU Physical Design Integration engineer, you will lead end-to-end integration, physical verification and final tape-out signoff checks, collaborating with packaging...Senior
$216.2k - $394k
...ASIC Design Engineering Lead - SoC IP DMA In this highly visible, hands-on role, you will lead a team of engineers at the center of... ...Apple's SOC IP DMA design effort. Balancing equal parts people management and technical leadership, you will guide your team through...WorldwideRelocation- ...IT Solutions Inc. in Sunnyvale, CA seeks an Engineering Manager / Technical Lead for ASIC Validation to lead a high-impact silicon validation team... ...engineers across global teams, and collaborate with ASIC design, firmware, and system groups to ensure #J-18808-Ljbffr...Senior
- ...Corporation in Santa Clara, CA seeks a CPU Cache Coherent Interconnects Design Engineer to own the physical design of the on-chip interconnect... ...and system-level caches, contribute to RTL design/verification, and navigate the ASIC flow with DFT/ECO #J-18808-Ljbffr...Senior
- ...NVIDIA Corporation in Santa Clara, CA seeks a Senior ASIC Design Engineer for Clocks IP to architect clock domains for GPUs/CPUs, collaborating with front-end, floorplanning and back-end teams to meet timing, PPA and DFT requirements. Role involves implementing clocking...Senior
- ...NVIDIA in Santa Clara, California is seeking an experienced ASIC Design Engineer to contribute to cutting-edge SoCs and GPUs. You will own micro-architecture, implement RTL, and deliver verified, synthesis-timing clean designs for high-performance graphics and AI applications...Senior
- ...NUVACORE is building a ground-up high performance, low-power CPU for next-generation compute workloads. As Design Verification Lead you will lead the team verifying functionality and correctness of the CPU design, and oversee pre-silicon verification as well as preparations...Senior
- ...Annapurna Labs (U.S.) Inc. in Cupertino, CA is seeking a Sr ASIC validation engineer to lead SW-driven test development for Trainium... ...quality. You will mentor engineers, collaborate across architects, design, verification, and software teams, and influence technical...Senior
- ...Cisco Systems, Inc. is seeking an ASIC DFT STA Engineer in the Silicon One development... ...collaborating with cross-functional teams to manage clocks, constraints, and DFT flows.... ...with teams across RTL, timing, and physical design while applying SDC debugging and STA tool...Senior
- ...Ensurge Inc. in California is seeking a Principal Engineer for cell design and mechanical architecture to drive concept-to-prototype for next-generation microbatteries. You will own CAD models, mask-set layout, stacking strategies, and manufacturability, collaborating...Senior
- ...Cynet Systems Inc. in Sunnyvale, CA is seeking a Senior Interaction Designer focused on Design Planning for medical devices and healthcare technology. You will shape user experiences across complex regulated workflows and collaborate with product, engineering, and regulatory...Senior
- ...NVIDIA is seeking a Senior ASIC Design Engineer to join our Memory Subsystem Team in Santa Clara. You will collaborate with architects, verification, formal verification and physical design to deliver a world-class memory subsystem solution. You will own micro-architecture...Senior
- ...Lumilens is seeking a Senior Physical Design Engineer to join our silicon design team, developing high‑performance ASICs on 5nm and 3nm TSMC nodes. You will own physical implementation from RTL to GDSII and drive timing and power closure for ultra‑high‑speed designs....Senior
- ...Bitdeer Technologies Group, a Singapore-headquartered company with ASIC-focused hardware, seeks a Senior Design Engineer in the US to optimize EDA flows and drive our ASIC design environment in San Jose. You will architect tooling strategies, bridge hardware design and...Senior
- ...Tensordyne, a leading AI system solution company, seeks an experienced ASIC engineer to lead frontend physical design for generative AI inference in Sunnyvale, CA. You will guide optimization, collaborate with backend teams, and drive EDA-driven workflows from synthesis...Senior
- ...Annapurna Labs, an AWS subsidiary, is seeking an ASIC Design Engineer in Cupertino to design high-performance RTL for SOCs and integrate subsystems. You will work with cross‑functional teams across architecture, verification, and back‑end to meet power, area and timing...Senior
- ...Palo Alto Networks in Santa Clara, CA, is seeking an experienced ASIC design lead to own frontend design from specification through silicon bring-up. You will work with verification and physical-design teams to hit aggressive performance, power, and schedule goals. The...Senior
- ...Cisco Systems, Inc. is seeking an ASIC DFT STA Engineer to join the Silicon One development organization in San Jose. You will drive timing constraints, DFT/STA strategies, and work across RTL design, CDC/RDC, and verification efforts to enable successful post-silicon...Senior
- ...Signal and Power Integrity Technical Lead to advance next-generation ASIC packaging and high-speed signaling. You will define rules,... ...memory interfaces, with mentoring responsibilities for junior engineers and a drive for design excellence at scale. #J-18808-Ljbffr...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC Design Manager. Be the first to apply!
- industrial design manager Santa Clara, CA
- director of design Santa Clara, CA
- interior design manager Santa Clara, CA
- design manager Santa Clara, CA
- senior design manager Santa Clara, CA
- director of design and construction Santa Clara, CA
- director experience design Santa Clara, CA
- director ux design Santa Clara, CA
- architectural design manager Santa Clara, CA
- ux design manager Santa Clara, CA


