Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SoC Physical Design Engineer, Electrical Analysis

Apple Oakbrook

SoC Physical Design Engineer, Electrical Analysis

Work Locations (2) Submit Resume

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hardworking people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product! As a Physical Electrical Analysis Engineer on our SoC team, you will be driving the electrical analysis and verification of an SoC.

Description

- As a senior member of our SoC physical design team, you will be performing various electrical analyses at the block or chip level, including but not limited to: Gridcheck, ESD, Static/Dynamic IR, EM, Noise and Signal EM. - You will collaborate with the CAD/library/circuit technology/system teams for tech/flow evaluation, bring-up, validation and qualification for SoC chip development. - You will also work with the implementation team during the entire chip design cycle to drive EMIR test planning, analysis support, and sign-off closure for tape-out. - You will manage schedules and support cross-functional engineering efforts for the success of Apple's SoC product development.

Minimum Qualifications
  • Minimum BS and 10+ years of relevant industry experience
  • Knowledge of low-power circuit design, computer architecture, and/or digital systems.
Preferred Qualifications
  • Experience with industrial EDA backend tools including Redhawk, PrimeRail, Voltus.
  • Experience with ASIC or AMS physical implementation and analysis flow for IP blocks as well as SoC fullchip.
  • Proficient in automating and debugging verification flows for digital VLSI design.
  • Experience with Innovus, Design Compiler, PrimeTime and Tempus.
  • Familiar with voltage drop budgeting, low-power design techniques, and sign-off criteria for solid-state digital circuit systems.
  • Experience in multiple design tape-outs regarding power integrity signoff.
  • Circuit design background and SPICE experience.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant At Apple, we believe accessibility is a fundamental human right. You'll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple's workplace Learn about reasonable accommodations for job applicants Apple accepts applications to this posting on an ongoing basis.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the SoC Physical Design Engineer, Electrical Analysis in Sunnyvale, CA vacancy
  •  ...SoC Physical Design Engineer, Electrical Analysis Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what... 
    Suggested

    Apple

    San Jose, CA
    1 day ago
  • $170k - $230k

     ...of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX...  ...signoff closure issues in static timing analysis (STA), noise, logic equivalency,...  ...QUALIFICATIONS: ~ Bachelor’s degree in electrical engineering, computer engineering or... 
    Suggested
    Permanent employment
    Full time
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  • $213k - $287.5k

    Annapurna Labs designs silicon and software that accelerates...  ...the world.Custom SoCs (System on Chip) live...  ...looking for an ASIC Physical Design Engineer to help us trail-...  ..., congestion analysis, timing closure, IR drop...  ...Computer Engineering, or Electrical Engineering- BS + 8yrs... 
    Suggested
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    18 hours ago
  • $138k - $197k

     ...high performance ASIC’s and SoC’s, from design through manufacturing,...  ...area, and reliability using physical design and circuit techniques...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ..., power, noise, and IR analysis.In this role, you’ll work... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    18 hours ago
  • $230k - $280k

     ...About The Role As a member of our tight knit physical design team, you will be working on the design and analysis of 3D integrated products. This role involves a combination of traditional ASIC/SoC physical design skills, packaging, power, clock and cooling analysis... 
    Suggested

    Cerebras

    Sunnyvale, CA
    3 days ago
  •  ...contribute to advanced-node physical design for complex ASIC and SoC products, driving...  ...technology, and product engineering teams, you will help deliver...  ....Perform static timing analysis, variation-aware timing...  ...s or Master's degree in Electrical Engineering, Computer Engineering... 

    AMD

    Santa Clara, CA
    3 days ago
  •  ...Job Title Physical Design Engineer Location Sunnyvale, CA OR Austin,...  ...for high-performance ASICs, SoCs, and custom silicon chips with...  ...placements, and congestion analysis. Strong scripting...  ...implementation, addressing physical and electrical verification. DFT... 

    I-Flow

    Sunnyvale, CA
    3 days ago
  • $200k - $300k

     ...Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects,...  ...PCIe and LPDDR. Run CDC and RDC analysis at SoC level and close findings with the... 
    Flexible hours

    Velaura

    Santa Clara, CA
    3 days ago
  • $136k - $264.5k

     ...looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and...  ...CPUs, GPUs, LPUs and SoCs at block level, cluster level...  ...equivalent experience) in Electrical or Computer Engineering with...  ...-chip level Static Timing Analysis, timing-constraint... 
    Full time

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $157.3k - $212.8k

     ...Acceleration team you'll be responsible for the design and optimization of Hardware in our...  ...and full-chip level static timing analysis • Write, debug & validate timing...  ...collaboration and teamwork with other physical design engineers as well as with the RTL/Arch. teams... 
    Full time
    Local area
    Flexible hours

    Annapurna Labs (U.S.) Inc.

    Cupertino, CA
    7 days ago
  • $180k - $260k

     ...: We are looking for a Principal Physical Design Engineer to serve as an early member of our physical...  ...~ Perform and drive static timing analysis across multiple modes and corners....  ...Qualifications: ~10+ years of ASIC or SoC physical design experience with... 

    Entrada Ventures

    Palo Alto, CA
    3 days ago
  •  ...Job description: We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our client who designs and delivers advanced System...  ...-off tasks: RC extraction, STA, IR-drop analysis, and physical verificationCustomer meetings and technical... 
    Local area

    Affinity Executive Search

    San Jose, CA
    1 day ago
  •  ...synthesis for complex ASIC and SoC designs using Cadence Genus....  ...throughout the synthesis and physical design flow. Develop and...  ...~ Bachelor's degree in Electrical Engineering, Computer Engineering, or a...  ...knowledge of synthesis, timing analysis, physical implementation, and... 

    Terranova Talent Solutions

    San Jose, CA
    3 days ago
  •  ...Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops...  ...seeking an experienced Senior SoC/ASIC Physical Design...  ...creation, place and route, timing analysis, noise analysis, physical...  .... QUALIFICATIONS BS in electrical engineering or equivalent.... 
    Full time
    H1b
    Visa sponsorship
    Relocation package

    Gyga Force Co

    San Jose, CA
    23 hours ago
  • $150.4k - $277.6k

     ...CPU Physical Design Engineer Imagine what you could do here. At Apple, new ideas have a way of...  ...along with closure of backend flows, electrical requirements and improving silicon yield...  ...logic Synthesis, PnR, STA and Power analysis tools along with floor-planning, pin-... 
    Relocation

    Apple

    Santa Clara, CA
    4 days ago
  • $133.2k - $192.83k

     ...the Role We are seeking a Physical Design Engineer to join our Silicon Engineering...  ...advanced custom IP and SoC designs from RTL through GDSII...  .... Perform static timing analysis (STA) and resolve setup,...  ...(EM), layout verification, electrical rule checking (ERC), design... 
    Local area
    Shift work

    191 Altera Corporation

    San Jose, CA
    3 days ago
  • $210k - $250k

     ...first silicon and system designed from the ground up for AI...  ...mode and has a world-class engineering team with decades of...  ...Responsibilities Define the Physical Assembly of SOC. Involving all aspects of...  ..., floorplan, clocking, electrical analysis, and power.... 

    Eridu Corporation

    Saratoga, CA
    3 days ago
  • $82.08k - $193.44k

     ...Santa Clara, CA. About the job you’re considering As a Physical Design Engineer , you will work on complex digital and mixed-signal...  ...across the design lifecycle. Support CDC, static timing analysis, parasitic‑aware simulation, and timing closure activities... 
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    3 days ago
  •  ...Title : Physical Design Engineer Duration: Full time Location: Mountain View C Job...  ...Perform EMIR (Electromigration & IR Drop) analysis and closure. • Collaborate with...  ...• Bachelor's or master's degree in electrical/Electronic Engineering. • Experience... 
    Full time

    Apolis

    Santa Clara, CA
    1 day ago
  • $2,000 per month

     ...generation models and extremely deep chain-of-thought reasoning. Physical Design Engineer Etched is looking for exceptional PD engineers...  ..., placement, CTS, routing, IR drop, and EM/antenna analysis ~ Deeply creative and able to think from first principles... 
    Work at office
    Relocation package

    ETCHED LLC

    Cupertino, CA
    3 days ago
  • $100k

     ...of all seniorities. Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D) Physical...  ...timing and verification, including full STA (setup/hold), SI analysis (crosstalk, IR drop), and achieving sign-off quality DRC/LVS... 
    Permanent employment
    Full time
    Remote work

    Tenstorrent

    Santa Clara, CA
    21 days ago
  • $196k - $310.5k

     ...We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU...  ...and P&R, timing closure. Craft designs for static timing analysis, power and noise analysis and back-end verification. What... 
    Full time

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $119.85k - $239.2k

    ASIC Design Engineers — Design-for-Test (DFT) & Physical Design (Synthesis and Timing) – (Experienced, Lead, or Senior...  ...Design (synthesis and static timing analysis) responsibilities. You will work...  ...in Engineering (with a focus in Electrical, Mechanical or Aeronautical),... 
    Permanent employment
    Full time
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Boeing

    Mountain View, CA
    1 day ago
  • $200k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC. In this role, you will work closely...  ...● Drive bug investigation, root-cause analysis, and debug across hardware and software... 
    Full time
    Flexible hours

    Velaura AI

    Santa Clara, CA
    a month ago
  • $98k - $202k

     ...unique combination of design, development, and...  ...Digital IC Design Engineer to develop...  ...architecture and RTL through physical implementation,...  ..., static timing analysis, clock/reset...  ...Bachelor’s degree in Electrical Engineering, Computer...  ..., mixed-signal SoCs, high-speed interfaces... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    1 day ago
  • $105.65k - $200.34k

     ...Description: As a GPU Logic Design Engineer, you will play a vital...  ...into system-on-chip (SoC) designs.You will...  ...meet design goals during physical implementation....  ....Bachelor's degree in Electrical Engineering, Computer...  ...Experience with static timing analysis and formal equivalence... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    18 hours ago
  • $129.4k - $207k

     ...Description: Broadcom is searching for a Physical IC Design Engineer to join the Data Center Solutions...  ...experience in top-level STA EM/IR Analysis Place and Route Clock Tree...  ...Minimum: Bachelor’s degree required in Electrical Engineering or Electronics Engineering... 
    Local area
    Remote work

    Broadcom

    San Jose, CA
    1 day ago
  • $144.6k - $218k

     ...Will you help us design the next generation...  ...of Apple's Silicon Engineering Group, you will...  ...performance / low power SOC.This highly...  ...- Perform design, analysis, modeling/simulation...  ...submicron device physics, leakage - mechanisms...  ...Masters or PhD in Electrical Engineering or... 
    Relocation

    Apple

    Santa Clara, CA
    2 days ago
  • $184.7k - $324.8k

     ...forward‑thinking and unusually hardworking Physical Design Engineer. As a member of our wide‑ranging group...  ...~ Bachelors of Science in Electrical Engineering and 10+ years experience preferred...  ...design experience in high PHY and/or SOC designs. Deep Knowledge about industry... 
    Relocation

    Apple

    Sunnyvale, CA
    3 days ago
  •  ...to scalable photonic engines, Lumilens is unlocking...  ...Every line of code, every design decision, every...  ...are seeking a Senior Physical Design Engineer to join...  ...or Master’s degree in Electrical Engineering, Electronics...  ...Familiarity with EM/IR analysis, power grid... 

    Lumilens

    San Jose, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SoC Physical Design Engineer, Electrical Analysis. Be the first to apply!