Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SoC Design Manager - Power & IP Integration

Socket.dev

Apple is seeking an experienced ASIC Design Manager in Cupertino to lead a team of engineers in SOC design and IP integration for next‑generation hardware. You will guide front end work, review designs, and collaborate with software and system teams to ensure high quality products. You should have a BS in engineering and 10+ years in ASIC/SoC development with strong leadership and cross‑functional communication. #J-18808-Ljbffr Socket.dev

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the SoC Design Manager - Power & IP Integration in Cupertino, CA vacancy
  • Apple Inc. is seeking an ASIC Design Manager in Cupertino to lead a skilled team through SOC design, power management, and IP integration. This role emphasizes coordinating engineers, guiding microarchitectures, and ensuring high-quality design delivery for complex silicon... 
    Suggested

    Apple Inc.

    Cupertino, CA
    2 days ago
  • $220.92k - $311.89k

     ...highly experienced a Director, SoC Design Engineering, to lead the...  ...metrics.- Oversee the integration of multiple IPs such as PCIe Gen6/7, DDR5/...  ...experience;-5+ years of people management experience- Expertise in...  ...- Familiarity with power intent verification (UPF)... 
    Suggested
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    2 days ago
  • $167k - $275k

     ...unique combination of design, development, and fabrication...  ...and give customers the power to shape their markets....  ...of Role: The Senior Manager / Deputy Director,...  ...generation processor and SoC IP solutions. This role provides...  ..., RTL development, integration, verification closure... 
    Suggested
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    12 hours ago
  • $240k - $333k

     ...team for portions of TPU designs, developing scalable...  ...of experience with SOC design verification, SystemVerilog...  ...experience in people management, developing employees....  ....Experience in low-power design verification....  ...architecture and its integration within AI/ML-driven... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...dedicated engineering manager to join our exciting team...  ...As an ASIC Design Manager, your responsibilities...  ...span various aspects of SOC design: Manage a team...  ...solutions for power management of the SoC...  ...management and other SoC level IPs Help Integrate complex IPs into the... 
    Suggested

    Socket.dev

    Cupertino, CA
    2 days ago
  • Title :: Physical Design Technical Manager ( Fusion Compiler ) Work Experience...  ...What You will Do Deliver low power designs using advanced UPF...  ...methodologies on 5nm/3nm nodes Resolve SoC/SS integration challenges including SDC...  ...cross-functional teams, IP, and EDA vendors... 
    Work experience placement

    Quest Global

    Sunnyvale, CA
    2 days ago
  • $75k - $232k

     ...on the technology that powers the world around us? Looking...  ...because we help design the technology that runs...  ...analog and mixed-signal IPs to product divisions within...  ...to produce analog integrated circuits for wireline applications...  ...a range of advanced SoC projects. Your focus... 
    Full time

    Microchip Technology

    San Jose, CA
    1 day ago
  • $192k - $278k

     ...working with cross-functional design, architecture and power teams to achieve...  ...years of experience in people management.Preferred qualifications:Master...  ...efforts of complex SoC projects, involving compute...  ...TPU architecture and its integration within AI/ML-driven systems... 
    Worldwide

    Google

    Sunnyvale, CA
    12 hours ago
  •  ...advance your career. THE ROLE: As an RTL Design Manager for the AECG IP & SOC group, you will help bring to life...  ...a member of the front-end design/integration team, you will work closely with...  ...meet functional, timing, area and power requirements Guide and review verification... 

    AMD

    San Jose, CA
    4 days ago
  •  ...solutions are hitting a power wall as we approach...  ...permanent Physical Design / Implementation...  ...all aspects of the SoC implementation...  ...include building and managing a multi-site team to...  ...networks. Own the integration of analog/mixed-signal...  ...verification and IP/library management... 
    Permanent employment
    Full time

    Neurophos

    Sunnyvale, CA
    3 days ago
  • $180k - $200k

     ...Digital Design LeadSanta Clara, CARole SummaryWe are...  ...interface and memory subsystem IPs, partnering with...  ...specifications.Design and integrate memory sub-system IP,...  ...closure, and low-power design practices in collaboration...  ...complex digital ASIC/SoC projects.Hands-on... 

    Phizenix

    Santa Clara, CA
    2 days ago
  •  ...help solve them.AMD is powering the next generation of...  ...and AI. Whether you’re designing next-gen processors, enabling...  ...that CPU Cores and SOC meet Thermal...  ...power and thermals across IPs.THE PERSON:You will be...  ...alignment of power, thermal management and performance constraints... 

    AMD

    Santa Clara, CA
    3 days ago
  • $220.92k - $311.89k

     ...and Impact As a Physical Design Timing Engineer, you...  ...generation System-on-Chip (SoC) products. In this...  ...ensuring optimal timing, power efficiency, and performance...  ...for seamless chip integration.Qualifications:Minimum...  ...pillars: Product Enablement (IP, tools, and... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • Quest Global in Santa Clara, CA is seeking a Physical Design Manager to lead low-power design efforts on advanced nodes (5nm/3nm). The role requires deep experience in physical design, timing closure, and RTL2GDSII tape-outs, with a focus on UPF methodologies and SDC constraints... 

    Quest Global

    Santa Clara, CA
    2 days ago
  • Netpreme is seeking experienced Senior ASIC Designers to lead RTL design across IPs, subsystems, and SOCs for cutting-edge AI/data center applications. The role emphasizes...  ...will drive design optimization for performance, power, and area, while coordinating with external... 

    Netpreme

    Santa Clara, CA
    4 days ago
  • Neurophos is seeking a senior Physical Design Lead to own end-to-end implementation for a next-generation SoC in a high-performance AI...  ...on back-end leadership, strong power/clock design experience, and...  ...teams to optimize the delivery of IP and libraries. #J-18808-Ljbffr... 

    Neurophos

    Sunnyvale, CA
    3 days ago
  • $172.1k - $305.6k

    Custom Silicon Management Analog Design Lead - Sensors Cupertino, California, United...  ...Apple and silicon and IP suppliers working on groundbreaking...  ...Leading efforts to develop, integrate, characterize, and test...  ...production. Understanding of power, error and noise budgeting... 
    Work experience placement
    Relocation

    Apple Inc.

    Cupertino, CA
    1 day ago
  •  ...Marketing Communications Manager Baya Systems is...  ...-die systems. We design and license...  ...complex System-on-Chip (SoC) and multi-chiplet...  ...licensing disruptive IP for use in...  ...architecture, multi-die integration — into clear, differentiated...  ...IP, ASIC, power ICs) What We Offer... 
    Remote work
    Flexible hours

    Baya Systems

    Santa Clara, CA
    1 day ago
  • $256.05k - $361.48k

    Job Details:Job Description: Directs and manages a team of design verification engineers responsible for Subsystem and SoC design verification. Deploys and manages leading silicon design verification processes, procedures, verification tools, and technologies based on latest... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $102.3k - $140.7k

     ...critically thinking about how to integrate AI into work processes,...  ...solving. This may include using AI-powered tools, automating workflows,...  ...Campaigns on conceptual development, design, and execution across key...  ...Fortune. 2026 Fortune Media IP Limited. All rights reserved.... 
    Work at office
    Immediate start
    Remote work
    Flexible hours

    ServiceNow

    Santa Clara, CA
    3 days ago
  • $192k - $278k

     ...point of contact for IP and SoC functional verification...  ...Coordinate with architecture, design teams, Sival and SW...  ...of experience in managing functional verification...  ..., GLS, UPF based power simulations, UVM and C...  ...performance, efficiency, and integration.Google's mission is to... 
    Worldwide

    Google

    Mountain View, CA
    12 hours ago
  • $155.4k - $272k

     ...Associate Creative Director of Motion Design to help define and evolve how...  ...sharp under pressure while managing multiple workstreams. You...  ...right questions. Explore and integrate AI-driven tools and techniques...  ...From Fortune. 2026 Fortune Media IP Limited. All rights reserved.... 
    For contractors
    Freelance
    Work at office
    Immediate start
    Remote work
    Flexible hours

    ServiceNow

    Santa Clara, CA
    3 days ago
  • $232k - $368k

     ...impact on the world.Silicon Co-Design Group (SCG) is a wide-ranging, multi-functional, integral team at NVIDIA. We sit at the crossroads...  ...seeking an experienced Senior Manager to lead Product Co-Design and...  ...of Speed, Reliability and Power Compliance. You will oversee... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $196k - $310.5k

     ...Are you looking for a Digital Design Manager role? As a Senior Digital Design Manager in...  ...high-speed protocols, serving as key IPs in sophisticated SoCs. You'll collaborate closely with analog...  ...of algorithms, evaluating PPA (Power, Performance, Area) trade-offsGuide the... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $69k - $128k

     ...Design Lead Santa Clara, California Job Summary: To oversee the design team, set...  ...business objectives and work with them to integrate design thinking into software/product...  ...around digital, engineering, cloud and AI, powered by a broad portfolio of technology... 

    Hcltech

    Santa Clara, CA
    1 day ago
  • $240k - $333k

     ...years of experience in CPU design, including load-store unit...  ...processing. Experience leading and managing teams for modern processor...  ...with high speed, lower power design. Experience with...  ...subsystem. Experience with mobile SOC architecture/integration. About The Job Be part of... 
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  •  ...we believe technology has the power to solve the world’s most...  ...shaping the future. Whether you’re designing next-gen processors, enabling...  ...looking for an experienced manager to lead a team of silicon...  ...are a subject matter expert in integrated photonics with a track record... 
    Work experience placement

    AMD

    San Jose, CA
    2 days ago
  • $219k - $351k

     ...TogetherOur technology solutions power the tools you use every...  ...whose innovative designs are pushing the...  ...memory and storage. The SOC team within DDL focuses...  ...accelerators. We are an integral part of Samsung’s strong...  ...verification of SoCs. You will manage a highly capable team... 
    Work experience placement
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $250.6k - $362.6k

     ...employees across 16 countries, we design the networking hardware for...  ...Execution: Develop and manage SoC execution schedules, tracking...  ...development to meet stringent Power, Performance, and Area (PPA)...  ...Design, Circuit Design, DFT, and integration engineers.Cross-Functional... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    12 hours ago
  • NVIDIA Corporation seeks a Chip Lead in its Silicon Co-Design Group to serve as the technical lead for a major silicon program, ensuring end-to-end technical integrity and cross-functional cohesion across design, validation, software, and manufacturing. This role requires... 

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SoC Design Manager - Power & IP Integration. Be the first to apply!