Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Physical Design Timing Engineer

$220k - $350k

DensityAI

Job Description

Job Description

About the role

Own Full chip and Block timing methodologies and execution to-signoff of our AI accelerator silicon. Work with chip-design and software teams driving DensityAI's AI accelerator program from first silicon through scale-out.

What you'll do
  • Own Full chip and Block timing methodologies and execution to-signoff of our AI accelerator silicon.
  • Use and develop AI-assisted tool flows to accelerate physical design timing convergence and signoff timelines.
What we're looking for
  • Exceptional abilities across the full physical design flow (synthesis, place & route, CTS, signoff) with emphasis on timing flows and methodologies
  • 10+ years of experience on very high performance designs at advanced technology nodes (7nm or better) and 2.5D/3D timing flows
  • Hands-on with industry-standard PD tools (Cadence Innovus, Synopsys Fusion Compiler, or equivalent) and signoff (PrimeTime, Tempus, or equivalent)
  • Demonstrated ability to work closely with architects, RTL designers, EDA vendors, and foundries to design and sign off complex chips
  • Post silicon characterization and process targeting experience is highly desirable
  • (Optional) Multi-die packaging (CoWoS, 2.5D / 3D), thermal / IR / EM signoff, signal integrity, or DFT-aware physical design
Compensation

Final offers depend on level, location, and skills relevant to the role. Additional compensation: equity grant per company guidelines; medical / dental / vision; 401(k); standard PTO.

Visa Sponsorship

DensityAI sponsors qualified candidates for H-1B, O-1, TN, E-3, and other employment-based visas, and we welcome applicants on F-1 OPT and STEM-OPT. Work authorization is required at start; we provide immigration support to secure or transfer status.

Export Controls

Aspects of this role may involve access to information subject to U.S. export controls (EAR/ITAR). We may discuss licensing or scope adjustments during the interview.

Equal Opportunity

DensityAI is an Equal Opportunity Employer. We do not discriminate on the basis of race, color, religious creed, national origin, ancestry, physical or mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, age (40+), sexual orientation, military or veteran status, pregnancy, or any other status protected by law. We comply with the California CROWN Act and provide reasonable accommodations on request.

Full compensation packages are based on candidate experience and relevant certifications.

California pay range

$220,000—$350,000 USD

Compensation

Final offers depend on level, location, and skills relevant to the role. Additional compensation: equity grant per company guidelines; medical / dental / vision; 401(k); standard PTO.

Visa Sponsorship

DensityAI sponsors qualified candidates for H-1B, O-1, TN, E-3, and other employment-based visas, and we welcome applicants on F-1 OPT and STEM-OPT. Work authorization is required at start; we provide immigration support to secure or transfer status.

Export Controls

Aspects of this role may involve access to information subject to U.S. export controls (EAR/ITAR). We may discuss licensing or scope adjustments during the interview.

Equal Opportunity

DensityAI is an Equal Opportunity Employer. We do not discriminate on the basis of race, color, religious creed, national origin, ancestry, physical or mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, age (40+), sexual orientation, military or veteran status, pregnancy, or any other status protected by law. We comply with the California CROWN Act and provide reasonable accommodations on request.

Vacancy posted 16 days ago
Similar jobs that could be interesting for youBased on the Physical Design Timing Engineer in Mountain View, CA vacancy
  • Wipro is seeking a Physical Design Engineer to lead PD/PNR activities in Mountain View. You will drive block-level implementation from netlist...  ...routing, power planning, and verification, with emphasis on PPA, timing convergence, and signoff. The role requires 8-10 years of... 
    Suggested

    Wipro

    Mountain View, CA
    1 day ago
  • $136k - $218.5k

     ...Come join the team and see how you can make a lasting impact on the world.We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $164.47k - $311.89k

    Job Details:Job Description: As a Physical Design Timing Engineer, you will play a pivotal role in shaping the performance, power efficiency, and functionality of Intel's cutting-edge System-on-Chip (SoC) designs. Your expertise will directly impact product quality, enabling... 
    Suggested
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $157.3k - $212.8k

     ...Acceleration team you’ll be responsible for the design and optimization of Hardware in our...  ...for block and full-chip level static timing analysis• Write, debug & validate...  ...collaboration and teamwork with other physical design engineers as well as with the RTL/Arch.... 
    Suggested
    Full time
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    3 days ago
  • $150.4k - $277.6k

     ...SoC Physical Design Engineer, STA/Timing Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could... 
    Suggested
    Relocation

    Apple

    San Jose, CA
    4 days ago
  • $120k - $250k

     ...models run as efficiently as allowed by physics, bringing the world years ahead in AI...  ...availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-...  ...and sign-off (equivalency, extraction, timing, power estimation, EMIR, physical... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    3 days ago
  • $116k - $166k

    Participate in the Physical Design (PD) of blocks for complex TPU chips.Contribute to the design...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...SI, DRC/LVS, etc.).Experience in static timing analysis (STA), including experience defining... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $230k - $280k

    Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture allows Cerebras to deliver industry...  ...-speed inference.About The RoleAs a member of our tight knit physical design team, you will be working on the design and analysis of 3D... 

    Cerebras Systems

    Sunnyvale, CA
    3 days ago
  • $163k - $237k

    Participate in the Physical Design of complex blocks.Contribute to the design and closure of the...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...like floorplanning, place and route, and timing closure).Experience in Python, Tcl, or... 
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  • $155k - $210k

     ...possible, with the ultimate goal of enabling human life on Mars.PHYSICAL DESIGN ENGINEER II (SILICON ENGINEERING)At SpaceX we’re leveraging our...  ...floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  •  ...opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the...  ...center of a PHY design effort working with architecture, CAD, timing, and logic design teams, with a critical impact on... 

    Apple

    Sunnyvale, CA
    5 days ago
  • $142.8k - $274.8k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s...  ...and hardware infrastructure on time, in high volume with high quality and lowest...  .... We are looking for a Principal Physical Design Engineer to join the team. ResponsibilitiesLead... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    2 days ago
  • Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI Physical Design Engineer-ASICs, SoCs, VLSI Full time Sunnyvale, CA Job Description: Key Responsibilities: Block-Level Physical Design: Floorplanning & Partitioning - Define optimal floorplan with power grid, macro placements... 
    Full time

    Talent Groups

    Sunnyvale, CA
    1 day ago
  • $170k - $220k

    Job description: We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our client who designs and delivers...  ...preferred.Key Responsibilities:Pre-layout STA for feasibility and timing constraint validationChip/block-level floorplanning and pin... 
    Local area

    Affinity Executive Search

    San Jose, CA
    3 days ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks for our industry-...  ...EE/ECE/CE/CS with proven experience in synthesis, PnR, and timing closure on taped-out designs.Expertise with industry-... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS...  ...actively seeking candidates for several physical design engineering positions in our SOC and core...  ...(MMMC) clock tree synthesis, routing, timing optimization and closure, RC extraction... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    3 days ago
  • $100k

     ...contributors of all seniorities.We’re looking for a Timing Engineer to join our silicon team. In this role, you’ll...  ...and closure for complex, high-performance designs. You’ll collaborate closely with logic, DFT, and physical design teams to debug constraints, optimize paths... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $100k

     ...seniorities.Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU...  ..., and multi-voltage domain designs.Mastery of timing closure, EM/IR analysis, and physical verification at the chip... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • Position:Physical Design Engineer II (eInfochips Inc)Job Description:What You'll Be Doing:Execute synthesis, PNR, and STA for assigned partitions...  ...design and implementation, encompassing synthesis, PnR, timing convergence and physical verification.Proficiency in utilizing... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    3 days ago
  • $129.4k - $207k

    Please Note:1. If you are a first time user, please create your candidate login account before you apply for a job. (Click...  ...before you apply.Job Description:Broadcom is searching for a Physical IC Design Engineer to join the Data Center Solutions Group at our main campus... 
    Full time
    Local area
    Remote work

    Broadcom

    San Jose, CA
    2 days ago
  • $168k - $264.5k

     ...on the world.NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding Networking...  ...solutionsParticipate in developing flow and tool methodologies for P&R, timing analysis and closure, convergence in IR/Signal-EM, power... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

    We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU...  ...floorplan, power/clock distribution, chip assembly and P&R, timing closure.Craft designs for static timing analysis, power and... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you...  ...etc.Help in all aspects of physical design, such as driving timing convergence, timing constraints generation and management,... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $141.91k - $200.34k

     ...Description: About the RoleJoin the Design Technology Platform (DTP)...  ...to the development of physical design methodologies and drive...  ...Master's degree in electrical engineering or related field with minimum...  ...allows employees to split their time between working on-site at... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip...  ...on implementation, synthesis and timing closure while collaborating closely...  ...see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $164.47k - $269.1k

     ...We work every single day to design and manufacture silicon products...  ...will power the coming era of physical AI systems-beyond the reach...  ...seeking a senior physical design engineer who is passionate about...  ...with RTL designers to define timing constraints; run synthesis and... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team...  ...chips, but to also do it at scale, in the shortest possible time. Your work in physical design methodology directly enables... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $163k - $237k

    Design, deploy, and carry out post-layout low power verification...  ...Drive the resolution of complex Physical Design and Place and Route (P...  ...'s degree in Electrical Engineering, Computer Engineering, Computer...  ...understanding of standard cell timing, hierarchical construction,... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  •  ...Physical Design Lead - Custom Silicon Management Are you a leader and want to apply your engineering background to make big things happen? Can you influence, connect, get results and...  ...RTL coding, synthesis methodology, timing constraints generation, multiple clock domain... 

    Apple

    Cupertino, CA
    3 days ago
  •  ...Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops specialized semiconductor solutions for the edge, building processors...  ..., floor planning, power grid creation, place and route, timing analysis, noise analysis, physical verification, EM/IR... 
    Full time
    H1b
    Visa sponsorship
    Relocation package

    Gyga Force Co

    San Jose, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Physical Design Timing Engineer. Be the first to apply!