Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Physical Design Engineer - PnR, PPA & Timing

Wipro

Wipro is seeking a Physical Design Engineer to lead PD/PNR activities in Mountain View. You will drive block-level implementation from netlist to GDSII, including floorplanning, CTS, routing, power planning, and verification, with emphasis on PPA, timing convergence, and signoff. The role requires 8–10 years of experience in VLSI physical design, strong debugging skills, and collaboration with RTL/DFT/STA teams. Eligible for Wipro’s broad benefits and equal opportunity employer policy. #J-18808-Ljbffr Wipro

Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Senior Physical Design Engineer - PnR, PPA & Timing in Mountain View, CA vacancy
  • $168k - $264.5k

     ...NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our...  ...flow and tool methodologies for P&R, timing analysis and closure, convergence in...  ...understanding of standard industry PnR tools and analysis tools, Capable of... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $163k - $237k

    Participate in the Physical Design of complex blocks.Contribute...  ...Performance Analysis (PPA). This includes...  ...degree in Electrical Engineering, Computer Engineering,...  ...place and route, and timing closure).Experience in...  ...with Synopsys/Cadence PnR tools.Experience with... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $136k - $218.5k

     ...work. Come join the team and see how you can make a lasting impact on the world.We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (...  ...design teams to not only deliver the best PPA on the chips, but to also do it at scale, in the shortest possible time. Your work in physical design methodology... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $116k - $166k

    Participate in the Physical Design (PD) of blocks for complex...  ...to achieve the best PPA possible, including conducting...  ...degree in Electrical Engineering, Computer Engineering,...  ...with Synopsys/Cadence PnR tools and backend...  ....Experience in static timing analysis (STA),... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $100k

     ...looking for contributors of all seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance...  ...What we needExecute synthesis, PNR, and STA for assigned partitions...  ...to-end, including power intent, timing, and physical signoff in a... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $183k - $247.6k

     ...for their cloud services.We are seeking an experienced Sr. Physical Design STA Engineer to build the next generation of our cloud server platforms...  ...& maintain flows for block and full-chip level static timing analysis• Write, debug & validate timing constraints for blocks... 
    Senior
    Full time
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in...  ...floorplan, power/clock distribution, chip assembly and P&R, timing closure.Craft designs for static timing analysis, power... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip...  ...on implementation, synthesis and timing closure while collaborating closely...  ...see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you...  ...Help in all aspects of physical design, such as driving timing convergence, timing constraints generation and... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $141.91k - $200.34k

     ...Description: About the RoleJoin the Design Technology Platform (DTP)...  ...to the development of physical design methodologies and drive...  ...Master's degree in electrical engineering or related field with minimum...  ...allows employees to split their time between working on-site at... 
    Senior
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $164.47k - $269.1k

     ...work every single day to design and manufacture silicon products...  ...power the coming era of physical AI systems-beyond the...  ...OverviewWe are seeking a senior physical design engineer who is passionate about driving...  ...RTL designers to define timing constraints; run synthesis... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    22 hours ago
  • $119.8k - $234.7k

     ...Hardware, and Infrastructure Engineering (SCHIE) is the team...  .... We are looking for a Senior Design Engineer to work in the...  ..., verification, and physical design, ensuring that the...  ...in synthesis, timing constraints,power, Performance, Area (PPA) trade-offs and Post-Silicon... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    22 hours ago
  • $164.47k - $311.89k

    Job Details:Job Description: As a Physical Design Timing Engineer, you will play a pivotal role in shaping the performance, power efficiency, and functionality of Intel's cutting-edge System-on-Chip (SoC) designs. Your expertise will directly impact product quality, enabling... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $100k

     ...looking for contributors of all seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance...  ....Passionate about optimizing PPA through innovative...  ...proven experience in synthesis, PnR, and timing closure on taped-out designs.... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • $120k - $250k

     ...as efficiently as allowed by physics, bringing the world years ahead...  ...is seeking silicon physical design engineers to join our team as we create...  ...(equivalency, extraction, timing, power estimation, EMIR, physical...  ..., and optimize designs for PPA through sign-offBonus Points... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  • Qualcomm Atheros, Inc. is seeking a physical design engineer to join our Connectivity SoC team. You will contribute to the complete physical design...  ...designs, including floorplanning, placement, routing, and timing closure. Candidates should have 2+ years of PD experience... 
    Senior

    Qualcomm

    Santa Clara, CA
    17 hours ago
  • $120k - $220k

     ...will fundamentally change the design, economics, manufacturing...  ...a highly experienced Senior Physical Design Engineer to join our ASIC implementation...  ...design, verification, and timing teams to deliver high-quality...  ...physical design closure meeting PPA (Power, Performance, Area)... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    12 days ago
  • $163k - $237k

     ...high-performance network design components which meet strict...  ..., performance and area (PPA) goals and satisfy established...  ....Work closely with the Physical Design team to meet timing, area, power, and manufacturability...  ...'s degree in Electrical Engineering, Computer Engineering,... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  • $256.05k - $361.48k

     ...delivering exceptional products and delighting our customers.The Physical Design Integration Engineer performs physical design implementation of custom CPU...  ...and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and... 
    Senior
    Full time
    Work experience placement
    Local area
    Immediate start
    Flexible hours
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $126.8k - $190.9k

    A leading technology company is seeking a forward-thinking Physical Design Engineer in Cupertino, CA. The role includes contributing to all aspects of physical design, generating timing constraints, and developing high performance low power clock networks. Ideal candidates... 
    Senior

    Apple

    Cupertino, CA
    3 days ago
  • $250k - $300k

     ...world's largest AI chip, 56 times larger than GPUs. This...  ...inference.About The RoleAs a senior front-end design engineer, you will be a key part of...  ...with the design verification, physical design, software and system...  ...for design closure to meet PPA goals.Work closely with Design... 
    Senior

    Cerebras Systems

    Sunnyvale, CA
    2 days ago
  • $220k - $350k

     ...About the role Own Full chip and Block timing methodologies and execution to-signoff of...  ...our AI accelerator silicon. Work with chip-design and software teams driving DensityAI's AI...  ...AI-assisted tool flows to accelerate physical design timing convergence and signoff timelines... 
    Full time
    H1b
    Visa sponsorship
    Work visa

    DensityAI

    Mountain View, CA
    15 days ago
  • $163k - $237k

     ...subsystems, focusing on RTL design and microarchitecture for future...  ...high-quality designs on time while articulating the advantages...  ...verification, power, and physical design teams to ensure designs...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $136k - $218.5k

     ...looking for a top-notch ASIC engineer to join the team. The...  ...with the front design team to understand the...  ...team to help craft the physical floorplan of the chip....  ...Performance, and Area (PPA) of innovative NVIDIA chips...  ...Optimization and Ease of timing closure to innovate and... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    We are now looking for a Senior Circuit Design Engineer!NVIDIA stands at the intersection...  ...'ll drive the design and physical implementation of custom...  ...EM/IR analysis, and static timing analysis/closure is required...  ...with layout (drc, lvs) and/or PnR tools is required.Hands on... 
    Senior
    Full time
    Worldwide
    Shift work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $163k - $236k

     ...management and control subsystem's design microarchitecture...  ...and debug design RTL.Work with physical design teams to ensure design...  ...meets physical requirements and timing closure.Minimum qualifications...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $138.8k - $232.7k

    As an EDS Design Engineer, you will be at the forefront of defining the "nervous system" for our...  ...side electrical wire harness design and physical integration, serving as the critical link...  ...active employee resource groups• Paid time off for individual and team community service... 
    Senior
    Immediate start
    Visa sponsorship
    Flexible hours

    Ford

    Palo Alto, CA
    3 days ago
  • $142.8k - $274.8k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s...  ...and hardware infrastructure on time, in high volume with high quality and lowest...  .... We are looking for a Principal Physical Design Engineer to join the team. ResponsibilitiesLead... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    1 day ago
  • $155k - $210k

     ...possible, with the ultimate goal of enabling human life on Mars.PHYSICAL DESIGN ENGINEER II (SILICON ENGINEERING)At SpaceX we’re leveraging our...  ...floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Physical Design Engineer - PnR, PPA & Timing. Be the first to apply!