Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC DFT STA Engineer

$167.7k - $245.2k

020 Cisco Systems, Inc.

The application window is expected to close on: 12/17/2026

Meet the Team

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact

You will be in the Silicon One development organization as an ASIC DFT STA Engineer. You are a detail-oriented STA Engineer with strong analytical skills and a deep understanding of timing constraints, such as clock groups, various exceptions, clock exclusivity. You will collaborate with cross-functional teams, communicate complex timing data clearly. As a member of this team, you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.

Minimum Qualifications

Bachelors + 7 years of related experience, or Masters + 4 years of related experience, or PhD + 1 year of related experience. Prior working experience with RTL design, CDC/RDC and conformal verification, SDC development. Prior working experience in timing constraint development and verification. Prior programming experience with at least 2 or more of the following scripting languages: Perl, TCL, Python, or Makefile.

Preferred Qualifications

Masters degree + 10 years of relevant experience. Prior working experience in debugging and analyzing PCIE timing constraints, TSMC memory timing constraints. Prior working experience in debugging and analyzing timing constraints, timing closure of DFT modes such as scan shift/capture and BIST. Prior working experience with SDC debugging & STA tools like Synopsys TCM/Primetime. Prior working experience with synthesis tools: Synopsys Fusion/design Compiler. Prior working experience with Tessent tool like DFT insertion in RTL.

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada

The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits. Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance.

Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

  • 10 paid holidays per full calendar year
  • plus 1 floating holiday for non-exempt employees
  • 1 paid day off for employee’s birthday
  • paid year-end holiday shutdown
  • and 4 paid days off for personal wellness determined by Cisco
  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year
  • accrued at rate of 4.92 hours per pay period for full-time employees
  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
  • Additional paid time away may be requested to deal with critical or emergency issues for family members
  • Optional 10 paid days per full calendar year to volunteer
  • For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.
  • Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan.
  • For quota-based incentive pay, Cisco typically pays as follows: .75% of incentive target for each 1% of revenue attainment up to 50% of quota; 1.5% of incentive target for each 1% of attainment between 50% and 75%; 1% of incentive target for each 1% of attainment between 75% and 100%; and Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.
  • For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target.
  • Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The full salary ranges for this position, by specific state, are listed below:

  • New York City Metro Area: $167,700.00 - $282,000.00
  • Non-Metro New York state & Washington state: $149,100.00 - $250,900.00
  • * For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

Cisconians power the future. We make impact as a team, innovating fast and fearlessly to create meaningful solutions on a large scale. The depth and breadth of our technology doesn't just benefit our customers – it also means limitless opportunities for us to experiment and learn. We understand the power each of our unique backgrounds bring when we work together. Because of that, we have a global network of thinkers, doers, experts, and curious creators who help one another do their life’s best work.

#J-18808-Ljbffr

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the ASIC DFT STA Engineer in San Jose, CA vacancy
  •  ...Cisco Systems, Inc. is seeking an ASIC DFT STA Engineer in the Silicon One development organization. You will be a detail-oriented engineer with strong timing expertise, collaborating with cross-functional teams to manage clocks, constraints, and DFT flows. The role... 
    Suggested

    Cisco

    San Jose, CA
    1 day ago
  • $167.7k - $245.2k

     ...to power the future of the digital world. Your Impact: You will be in the Silicon One development organization as an ASIC DFT STA Engineer. You are a detail-oriented STA Engineer with strong analytical skills and a deep understanding of timing constraints, such as... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours
    Shift work

    Cisco Systems, Inc

    San Jose, CA
    1 day ago
  •  ...Cisco Systems, Inc. in the United States is seeking an ASIC DFT STA Technical Lead. You will be a detail-oriented STA engineer with strong analytical skills and a deep understanding of timing constraints, such as clock groups and exceptions, collaborating with cross... 
    Suggested

    020 Cisco Systems, Inc.

    San Jose, CA
    4 days ago
  • $129.4k - $207k

     ...apply.Job Description:Broadcom's ASIC Product Division (APD) is seeking candidates for a DFT position. The successful...  ...working with the Physical Design & STA team for DFT mode timing closure...  ...supportWorking closely with STA and DI Engineers design closure for... 
    Suggested
    Full time
    Local area

    Broadcom

    San Jose, CA
    6 days ago
  • $155k - $222.6k

     ...:You will be in the Silicon One development organization as an ASIC Engineer, with a primary focus on Design-for-Test. You will work with Front...  ...design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    6 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself over two decades. Our invention of...  ...implementationFamiliarity with related domains such as clocking, STA, place & route, and power optimizationExperience in post-... 
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $136k - $218.5k

     ...world.We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If...  ...-chip/sub-chip Static Timing Analysis (STA) and timing convergence, timing constraints...  ...checking/FV.Understanding of DFT logic and experience with DFT timing closure... 
    Full time

    Nvidia

    Santa Clara, CA
    7 days ago
  • $167.7k - $245.2k

     ...development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test,...  ...verification. Minimum Qualifications​Bachelor’s in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+ years... 
    Full time
    Temporary work
    Local area
    Flexible hours
    3 days per week

    CISCO Systems

    San Jose, CA
    6 days ago
  •  ...Cisco Systems, Inc. is seeking a senior engineer for the Silicon One development organization to push high-quality DFT RTL and robust silicon solutions, collaborating with front-end RTL and backend physical design teams to align with Cisco's scalable architecture. The... 

    Cisco

    San Jose, CA
    3 days ago
  •  ...Cisco's Silicon One team in San Jose seeks an experienced engineer to lead test planning and DFT verification for next‑gen silicon. You will develop test benches and own MBIST methodology across the portfolio, collaborating with RTL and physical design teams to ensure... 

    Cisco

    San Jose, CA
    2 days ago
  •  ...Etched.ai, Inc. is seeking a Design For Testability (DFT) Engineer to enhance the testability of integrated circuits. The ideal candidate...  ...production. This position requires 10+ years of DFT experience in ASIC or SoC environments and offers comprehensive benefits... 
    Relocation package

    Etched.ai, Inc.

    San Jose, CA
    22 hours ago
  • $186.9k - $267.7k

     ...future of the digital world.Your ImpactYou will be in the Silicon One development organization as an ASIC DFT STA Technical Lead. You are a detail-oriented STA engineer with strong analytical skills and a deep understanding of timing constraints, such as clock groups, various... 
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours
    Shift work

    CISCO Systems

    San Jose, CA
    5 days ago
  •  ...Etched is seeking a highly skilled Design For Testability (DFT) Engineer to ensure robust testability of ICs from design to production. You will develop DFT architectures, integrate scan, boundary scan, BIST, MBIST, and work with design/verification teams to improve coverage... 

    The Consensus

    San Jose, CA
    21 hours ago
  • $167.7k - $245.2k

     ...development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test,...  .... Minimum Qualifications Bachelor's in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+ years... 
    Full time
    Temporary work
    Local area
    Flexible hours
    3 days per week

    020 Cisco Systems, Inc.

    San Jose, CA
    4 days ago
  •  ...Tessolve is seeking a Principal STA Engineer to join our San Jose team to lead timing analysis and signoff for cutting-edge ASIC/SOC designs. You will drive timing closure across multi...  ...collaborate with RTL, Physical Design, DFT, CTS, and CAD teams to enable successful tape... 

    Tessolve

    San Jose, CA
    17 hours ago
  • $135k - $160k

     ...is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    20 hours ago
  • $2,000 per month

     ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...skilled and motivated Design For Testability (DFT) Engineer to join our dynamic team. The...  ...Design for Test (DFT) architectures for ASIC and SoC designs to enhance test coverage,... 
    Work at office
    Relocation package

    The Consensus

    San Jose, CA
    4 days ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large SoCs, featuring multiple physical blocks and over 300 clock domains. The... 

    AMD

    San Jose, CA
    6 days ago
  •  ...Cisco Systems, Inc. in San Jose, CA, is seeking a senior RTL design engineer focused on Design for Test (DFT) for Silicon One. You will collaborate with front-end RTL and backend physical design teams to deliver robust silicon solutions and ensure performance and reliability... 

    020 Cisco Systems, Inc.

    San Jose, CA
    4 days ago
  •  ...responsible to work with Front End and Physical Design teams to implement DFT and test designs which will impact the product lines for radio...  ...with RTL design - Verilog/system Verilog Some experience with STA and timing analysis concepts - PrimeTime (CDC, clock gating... 
    For contractors

    West Coast Consulting LLC

    San Jose, CA
    3 days ago
  • $168k - $264.5k

     ...lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s...  ...UPF power verification is a plusExperience in netlist and DFT verification is a plusPerl/Python and C/C++ programming language... 
    Full time

    Nvidia

    Santa Clara, CA
    8 days ago
  • $186.9k - $267.7k

     ...powering it. As a Physical Design Engineer at Silicon One Optics, you will...  ...macro placement, and signoff (STA, IR/EM, PV) to ensure first-...  ...collaborating closely with RTL, Analog, DFT, Packaging, and CAD teams to...  ...~ Prior experience in ASIC/SoC physical design and implementation... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    7 hours ago
  • $167.7k - $245.2k

    The application window is expected to close on: 10/23/2026Meet the TeamCisco ASIC Engineers develop and work with Next Generation Technology to build Cisco ASIC products keeping in mind the user experience and in accordance with IEEE standards, and industry procedures.... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    8 days ago
  •  ...breakthrough technology takes more than great engineering—it takes a team of exceptional people who collaborate...  ...with firmware, software, DV, FPGA, DFT, SoC integration, and backend teams throughout various stages of ASIC development.Qualifications8+ years of experience... 

    Axiado Corporation

    San Jose, CA
    5 days ago
  •  ...26-10-06Deadline: 0001-01-01Our client is seeking a Senior ASIC Verification Engineer to join their team. As a Senior ASIC Verification Engineer,...  ...will be part of the engineering organization supporting the DFT and ASIC verification efforts for next-generation coherent... 
    Temporary work
    For contractors
    Immediate start
    Relocation
    Flexible hours

    Experis

    San Jose, CA
    6 days ago
  •  ...multimodal generative artificial intelligence! The Opportunity: In this leadership role, you will lead ASIC physical STA design and associated engineering workflow development for Tensordyne’s multimodal generative AI inference acceleration products. As a valued senior... 
    Full time
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a Senior DFT Methodology Engineer! As a Senior DFT Methodology Engineer, you will architect and develop the test methodologies...  ...to cross functional areas including RTL & clocks design, STA, place-n-route and power, to ensure we are making the right... 
    Full time

    Nvidia

    Santa Clara, CA
    9 days ago
  • $168k - $264.5k

     ...lasting impact on the world.We are seeking an innovative Senior STA Signoff Methodology Engineer to help drive sign-off strategies for the world's leading...  ..., or equivalent experience, with 8 years of experience in ASIC design and timing.Solid understanding of RC extraction,... 
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $136k - $218.5k

     ...choice to join us today.Design-for-Test Engineering at NVIDIA works on groundbreaking innovations...  ...crafting creative solutions for DFT architecture, verification and post-silicon...  ...functional areas including RTL & clocks design, STA, place-n-route and power, to ensure we... 
    Full time

    Nvidia

    Santa Clara, CA
    7 days ago
  • $237k - $356k

     ...seeking a Senior Principal Design Engineer specializing in Static Timing Analysis (STA) and timing methodology to drive timing...  ...physical design, clocking, power, DFT, CAD, and silicon validation teams...  ...and timing closure for complex ASIC, CPU, SoC, or high-performance... 
    Local area

    Ampere Computing LLC

    Santa Clara, CA
    7 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC DFT STA Engineer. Be the first to apply!