Senior ASIC RTL Engineer - DFT & SoC Design
020 Cisco Systems, Inc.
Cisco Systems, Inc. in San Jose, CA, is seeking a senior RTL design engineer focused on Design for Test (DFT) for Silicon One.
You will collaborate with front-end RTL and backend physical design teams to deliver robust silicon solutions and ensure performance and reliability. The role requires 7+ years in Electrical/CS engineering, strong Verilog/SystemVerilog, and experience with front-end tools (simulators, linting, CDC, synthesis, formal verification).
#J-18808-LjbffrVacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC RTL Engineer - DFT & SoC Design in San Jose, CA vacancy
- ...NVIDIA seeks a Senior DFT Methodology Engineer to architect and develop test methodologies for next... ...bring-up. You will collaborate across RTL, timing, physical design, software, and production to... ...The role requires 10+ years in SoC architecture, RTL design, and verification...Senior
NVIDIA Gruppe
Santa Clara, CA15 hours ago - ...Etched.ai, Inc. is seeking a Design For Testability (DFT) Engineer to enhance the testability of integrated circuits. The ideal candidate will develop... ...This position requires 10+ years of DFT experience in ASIC or SoC environments and offers comprehensive benefits...SeniorRelocation package
Etched.ai, Inc.
San Jose, CA13 hours ago - ...Cisco Systems, Inc. is seeking a senior engineer for the Silicon One development organization to push high-quality DFT RTL and robust silicon solutions, collaborating with front-end RTL and backend physical design teams to align with Cisco's scalable architecture. The...Senior
Cisco
San Jose, CA3 days ago - ...NVIDIA Corporation in Santa Clara, CA seeks a Senior ASIC Design Engineer for Clocks IP to architect clock domains... ...back-end teams to meet timing, PPA and DFT requirements. Role involves implementing clocking topologies in RTL, evaluating trade-offs across DFx, physical...Senior
NVIDIA
Santa Clara, CA3 days ago - ...Etched is seeking a highly skilled Design For Testability (DFT) Engineer to ensure robust testability of ICs from design to production. You will develop DFT architectures, integrate scan, boundary scan, BIST, MBIST, and work with design/verification teams to improve coverage...Senior
The Consensus
San Jose, CA13 hours ago - ...NVIDIA Corporation is seeking a Senior Manager of ASIC Chip Engineering in Santa Clara. You will drive the execution of SOCs from concept to production, coordinating IP design, DFT, physical design, and emulation across a global, matrixed team. The role requires a strong...Senior
NVIDIA
Santa Clara, CA5 days ago - ...GlobalFoundries is seeking a PMTS Digital Design Engineer to lead architecture... ...development, and RTL design for high-performance processor... ...the ability to drive complex SoC programs from concept through... ...verification, physical design, DFT, firmware, and software teams...Senior
MIPS Holding Inc
Santa Clara, CA12 hours ago $124k - $208.4k
...with us!Role and ResponsibilitiesAs a Senior Engineer GPU RTL Design Engineer, you will contribute to the design... ...semiconductor RTL design for complex SoC, CPU, or GPU architectures.Hands-on... ...area (PPA).Experience with front-end ASIC design flows, including linting, synthesis...SeniorHourly payFull timeWorldwideRelocationSamsung Semiconductor
San Jose, CA5 days ago- ...Inc. in Santa Clara, CA is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design organization. You will drive all stages of... ...scenarios. You will collaborate with architecture, RTL, DFT, verification, and methodology teams to ensure successful...Senior
- ...A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions...Senior
Qualcomm
Santa Clara, CA15 hours ago - Qualcomm Technologies, Inc. seeks seasoned Physical Design Engineers to contribute to SoC/ASIC projects across HPC, AI, mobile, automotive, and data center... .... The role spans collaboration with architecture, RTL, DFT, verification, and methodology groups, delivering innovative...Senior
- NVIDIA Corporation in Santa Clara, CA is seeking a Senior DFT Engineer to optimize design tradeoffs and methodology for next-generation CMOS tech. You will lead testing activities, develop patterns, verify designs, and debug complex issues as part of a collaborative team...Senior
$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself... ...of DFT IPs for our next-generation SoC products. You’ll help drive innovation... ...-on experience in SoC architecture, RTL design, and verificationStrong proficiency...SeniorFull timeNvidia
Santa Clara, CA6 days ago- ...in Santa Clara, CA, is seeking a senior hardware engineer to join a team crafting next‑gen SoCs. You will integrate IP blocks, manage RTL codebases, and define top-level interconnects... ...SystemVerilog/Verilog, and SoC design flows, working with ASIC tool chains, linting, and timing...Senior
- ...Apple’s Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic group. In this role, you will develop custom SoCs that drive the performance and efficiency... ...of complex ASICs. Develop RTL using SystemVerilog and perform...Senior
Apple Inc.
Cupertino, CA4 days ago - Synopsys, Inc. in Sunnyvale seeks an experienced ASIC digital design engineer with RTL ownership to deliver production RTL for LPDDR PHY IP across mobile and AI applications. You will optimize timing, power and area across multiple process nodes, develop Perl automation...Senior
$168k - $264.5k
...world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s... ...with building block and SoC level testbench utilizing strong debugging... ...is a plusExperience in netlist and DFT verification is a plusPerl/Python and...SeniorFull timeNvidia
Santa Clara, CA8 days ago$136k - $218.5k
...world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems... ...role is ideal for an RTL compose or pre-silicon... ....Collaborate with ASIC designers, verification engineers... ...products, projects, or SoCs simultaneously.Your base...SeniorFull timeNvidia
Santa Clara, CA8 days ago- ...NVIDIA in Santa Clara, California is seeking an experienced ASIC Design Engineer to contribute to cutting-edge SoCs and GPUs. You will own micro-architecture, implement RTL, and deliver verified, synthesis-timing clean designs for high-performance graphics and AI applications...Senior
AnySilicon
Santa Clara, CA5 days ago - NVIDIA is seeking a Senior SOC Design Engineer to join our SOC Design team in Santa Clara, CA. You will integrate... ...GPUs and SOCs and collaborate with ASIC, CAD, and physical design teams. You... ...of chip design experience, strong RTL design and SOC integration skills, and...Senior
$136k - $218.5k
...looking for a motivated ASIC Timing Engineer to join our dynamic... ...GPUs, CPUs, LPUs, and SoCs at block level, cluster... ...Teams: Work closely with RTL, DFX, Clocks, and... ...Experience in physical design and optimization e.g.,... ...checking/FV.Understanding of DFT logic and experience...SeniorFull timeNvidia
Santa Clara, CA7 days ago$136k - $218.5k
...intelligence. Make the choice to join us today.Design-for-Test Engineering at NVIDIA works on groundbreaking... ...crafting creative solutions for DFT architecture, verification and post-silicon... ...exposure to cross functional areas including RTL & clocks design, STA, place-n-route and...SeniorFull timeNvidia
Santa Clara, CA7 days ago- ...Job Description: ~5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs ~ Strong understanding of DFT fundamentals including controllability... ...concepts ~ Strong grasp of digital design and RTL fundamentals ~ Experience with industry standard DFT/...Senior
- ...hardware startup, seeks a senior EE to define the DFT architecture for a multi-chip SOC, encompassing test design functions such as Scan, BIST... ...will work with a world-class engineering team, require 15+ years of... ...in Verilog/SystemVerilog, RTL and gate-level simulation,...Senior
$167.7k - $245.2k
...full product development—from design to qualification to production... ...collaborating closely with Front-end RTL and backend physical design... ...high-quality Design for Test (DFT) RTL, ensuring robust and... ...Degree in Electrical or Computer Engineering required with at least 7 years...SeniorFull timeTemporary workLocal areaFlexible hoursCISCO Systems
San Jose, CA3 days ago- ...Santa Clara, CA, is seeking a senior power analysis engineer to develop and deploy... ...consumption. You will partner with design teams to drive accurate... ...across architecture and RTL. The role requires high-level... ...expertise in power benchmarking, ASIC power analysis, and HW/SW...Senior
SiFive
Santa Clara, CA4 days ago $167.7k - $245.2k
...full product development—from design to qualification to production... ...comprehensive Design-for-Test (DFT) architecture that supports... ...future silicon.Work with Front-end RTL teams, backend physical design... ...Bachelor’s in Electrical Engineering or equivalent with at least 7+...SeniorFull timeTemporary workLocal areaFlexible hours3 days per weekCISCO Systems
San Jose, CA6 days ago$168k - $264.5k
...the choice to join us today.Design-for-X Engineering at NVIDIA works on groundbreaking... ....What you'll be doing:As a senior member in our team, you will work on innovating in the DFT Power, Thermal & Voltage... ...multi-functional areas including RTL & clocks design, STA, place-n...SeniorFull timeNvidia
Santa Clara, CA6 days ago- NVIDIA in Santa Clara, CA, seeks a Senior Digital Design Engineer for its NVLink Fusion AI infrastructure SoC team. You will analyze architectural requirements, implement RTL blocks, and collaborate with... .../CE with 5+ years of relevant ASIC experience and experience with...Senior
- ...sponsorship Job Description Triple Crown is seeking a Senior ASIC RTL Design Engineer to own the microarchitecture and RTL design of complex,... .... Support block-level synthesis, timing closure, and DFT readiness. Requirements ~ Master’s degree in...SeniorWeekly payContract work
Triple Crown Services
Santa Clara, CA4 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC RTL Engineer - DFT & SoC Design. Be the first to apply!
Related searches
- senior living San Jose, CA
- senior associate vice president San Jose, CA
- senior app developer San Jose, CA
- senior manufacturing engineer San Jose, CA
- senior ml engineer San Jose, CA
- senior executive director San Jose, CA
- senior application support engineer San Jose, CA
- senior manager data analytics San Jose, CA
- senior revenue accountant San Jose, CA
- senior devops San Jose, CA