Senior ASIC/SoC Physical Design Architect
Qualcomm Incorporated
Qualcomm Technologies, Inc. seeks seasoned Physical Design Engineers to contribute to SoC/ASIC projects across HPC, AI, mobile, automotive, and data center domains. You will work on floorplanning, CTS, low-power implementation, and timing closure with world-class teams. The role spans collaboration with architecture, RTL, DFT, verification, and methodology groups, delivering innovative low-power methodologies and automated place-and-route solutions. #J-18808-Ljbffr Qualcomm Incorporated
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC/SoC Physical Design Architect in Santa Clara, CA vacancy
- Qualcomm Technologies, Inc. in Santa Clara, California is seeking a Physical Design Engineer to contribute across ASIC/SoC projects, including floorplanning, CTS, and low-power strategies. The role involves executing the full physical design flow, collaborating with cross...Senior
- Qualcomm Technologies, Inc. in Santa Clara, CA is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design organization. You will drive all stages of the physical design flow for high-performance ASICs/SoCs, including floorplanning, CTS, routing...Senior
- SPACE EXPLORATION TECHNOLOGIES CORP (SpaceX) in Sunnyvale, CA is looking for a Sr. SOC/ASIC Physical Design Engineer. The role involves developing cutting-edge silicon for deployment in space and improving physical design methodologies to enhance the Starlink network....Senior
$170k - $230k
...Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the...SeniorPermanent employmentTemporary workWorldwideWeekend workSPACE EXPLORATION TECHNOLOGIES CORP
Sunnyvale, CA4 days ago- ...Annapurna Labs, part of Amazon, seeks an ASIC Physical Design Engineer in Cupertino to drive floorplanning, placement, integration, and tapeout for advanced SoCs. You will collaborate with the FE team to translate RTL into robust physical designs, and lead DV/verification...Senior
Amazon
Cupertino, CA3 days ago - ...Arrow Electronics seeks a Physcial Design Engineer to drive ASIC implementation across partitions,... ...schedules. You will collaborate with architects, RTL teams and DFT engineers to... ...closure. The role requires 7+ years in physical design, SoC experience, and TCL scripting to...Senior
Arrow ECS
San Jose, CA10 hours ago - ...NVIDIA Corporation is seeking a Senior Manager of ASIC Chip Engineering in Santa Clara. You will drive the execution of SOCs from concept to production, coordinating IP design, DFT, physical design, and emulation across a global, matrixed team. The role requires a strong...Senior
NVIDIA
Santa Clara, CA5 days ago - ...Qualcomm Technologies, Inc. is seeking experienced Physical Design Engineers to contribute to cutting-edge SoC and ASIC projects across AI, mobile, automotive, data center and more. You will participate in floorplanning, CTS, low-power techniques, timing analysis, and...Senior
Qualcomm
Santa Clara, CA3 days ago - ...Value Innovation Labs Inc. is seeking an experienced Physical Design Engineer to drive end-to-end ASIC/SoC implementation for advanced nodes. You will own the RTL-to-GDSII flow and collaborate with IP and foundry partners to deliver reliable, high-performance silicon....Senior
Value Innovation Labs Inc.
Sunnyvale, CA2 days ago - ...technological advancements. Responsibilities: Lead ASIC front-end physical design and engineering workflow development for generative AI inference... ...ASIC engineering experience with deep knowledge of VLSI/SoC chip physical design workflows. ~ Experience with EDA...SeniorFull time
Anysilicon
Sunnyvale, CA9 hours ago - Synopsys, Inc. in Sunnyvale, CA seeks a senior architect to lead design teams through full ASIC/FPGA cycles, from specification... .... You will partition complex SOCs, balance performance and power,... ...collaborating with verification, DFT, and physical design groups. You will implement...Senior
- ...shaping the future. Whether you’re designing next-gen processors, enabling... ...impact.You're an experienced ASIC/FPGA design engineer who has... ...lifecycle.Strong knowledge of:SoC and subsystem architectureRTL... ...medical condition, mental or physical disability, national origin, race...Senior
AMD
San Jose, CA7 days ago $136k - $218.5k
...inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team.... ...design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full chip level, with...SeniorFull timeShift workNvidia
Santa Clara, CA9 days ago- ...Velaura is designing the compute silicon powering autonomous systems and safe robots. As the Functional Safety Architect for our Physical AI SoC, you will own the functional safety architecture across the silicon stack and lifecycle, ensuring safety cases meet ISO 2626...Senior
Velaura
Santa Clara, CA4 days ago - ...Velaura is seeking a Senior Emulation Engineer to own and scale... ...infrastructure for its next-generation Physical AI SoC. You will set up flows on... ..., and Zebu and partner with architects, RTL, verification, and... .... You will bring up designs on emulators, optimize regression...Senior
Velaura
Santa Clara, CA4 days ago - ...Etched is building a new category of AI hardware in San Jose, focused on frontier inference clusters. As a Physical Design Methodology Engineer, you will own the PD flow from first principles, creating infrastructure that lets design teams iterate rapidly and yield strong...Senior
The Consensus
San Jose, CA3 days ago - ...NVIDIA seeks a Senior DFT Methodology Engineer to architect and develop test methodologies for next-generation silicon... ...collaborate across RTL, timing, physical design, software, and production to... ...The role requires 10+ years in SoC architecture, RTL design, and verification...Senior
NVIDIA Gruppe
Santa Clara, CA16 hours ago - ...Santa Clara, California is seeking an experienced ASIC Design Engineer to contribute to cutting-edge SoCs and GPUs. You will own micro-architecture, implement... ...graphics and AI applications. Collaborate with architects, designers and verification teams to achieve project...Senior
AnySilicon
Santa Clara, CA5 days ago - ...Enterprise in Sunnyvale, CA, is seeking a Senior ASIC Verification Engineer to lead block- and subsystem... ...-driven random testing, debugging complex SoCs, and using Cadence Xcelium, Synopsys VCS, and Mentor Questa to validate designs. #J-18808-Ljbffr Hewlett Packard...Senior
- ...GlobalFoundries is seeking a PMTS Digital Design Engineer to lead architecture... ...expertise and the ability to drive complex SoC programs from concept through silicon bring... ...collaborate with architecture, verification, physical design, DFT, firmware, and software teams...Senior
MIPS Holding Inc
Santa Clara, CA13 hours ago - ...Etched.ai, Inc. is seeking a Design For Testability (DFT) Engineer to enhance the testability of integrated circuits. The ideal candidate... .... This position requires 10+ years of DFT experience in ASIC or SoC environments and offers comprehensive benefits including...SeniorRelocation package
Etched.ai, Inc.
San Jose, CA14 hours ago - ...Tachyum is seeking a Physical Design Engineer in Sunnyvale, CA to drive PD for ultra‑high performance chips. You will collaborate with RTL... ...integrity strategies. The role requires strong Verilog know‑how, ASIC flow experience, and a track record mentoring engineers....Senior
Tachyum
Sunnyvale, CA3 days ago - ...Lumilens is seeking a Senior Physical Design Engineer to join our silicon design team, developing high‑performance ASICs on 5nm and 3nm TSMC nodes. You will own physical implementation from RTL to GDSII and drive timing and power closure for ultra‑high‑speed designs....Senior
Lumilens
San Jose, CA3 days ago - ...ManpowerGroup Global, Inc. is seeking a Verification Engineer 5 in San Jose, CA to join the ASIC/SoC verification team. The role focuses on functional verification of complex ASIC blocks and IP cores for CPU/GPU development, requiring strong C/C++ skills in a Linux...Senior
ManpowerGroup Global, Inc.
San Jose, CA16 hours ago - ...Bolt Graphics, Inc. is looking for a Staff/Senior Staff Physical Design Engineer in Sunnyvale, CA. The role is critical in driving physical implementation... ...in Electrical Engineering with 8–12 years of experience in ASIC physical design and a strong understanding of tools like...Senior
Bolt Graphics, Inc.
Sunnyvale, CA3 days ago $323k
...We are seeking an experienced Senior Principal SOC Power Lead to drive power... ...working closely with architecture, design, verification, and product... ...tools, and latest trends in SoC physical design and simulation/emulation use. Knowledge of ASIC design dependencies on power...SeniorWork at officeLocal areaArm Limited
San Jose, CA1 day ago- Synopsys, Inc. is seeking an experienced ASIC physical design engineer to drive complex flows from RTL to GDS. You will work directly with customers, translate constraints into concrete plans using Fusion Compiler or ICC2, and push for timely tapeouts at advanced nodes...Senior
$200k - $300k
Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob... ...and system-level design of memory subsystems and AI interconnects... ...AI accelerators and SoCs. The role combines deep expertise... ...verification, firmware, and physical design teams to translate architecture...CyberCoders
Santa Clara, CA7 days ago$220k - $250k
...A semiconductor startup in Sunnyvale is seeking an RTL Design Tech Lead to oversee micro-architecture and RTL development for complex ASIC/SoC programs. This role requires deep design expertise and technical leadership to guide teams through the architecture and tapeout...Bolt Graphics
Sunnyvale, CA4 days ago$207k - $230k
...Discover more at As an Astera Labs STA Physical Design Engineer, Senior Principa l you will play a crucial... ...Labs' portfolio of connectivity ASICs used in the world's leading cloud service... ...robust signoff across complex SoCs or sub-systems. Identify RTL issues...SeniorFlexible hoursAstera Labs
San Jose, CA4 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC/SoC Physical Design Architect. Be the first to apply!
Related searches
- project architect Santa Clara, CA
- architect architectural designer Santa Clara, CA
- building designer Santa Clara, CA
- remote architectural designer Santa Clara, CA
- senior project architect Santa Clara, CA
- architectural project designer Santa Clara, CA
- senior living Santa Clara, CA
- senior associate vice president Santa Clara, CA
- senior app developer Santa Clara, CA
- senior manufacturing engineer Santa Clara, CA