Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

IP Design Verification Engineer

$90k - $110k

SK hynix memory solutions America Inc.

About the Company: At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape. We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change – we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing. Responsibilities: Study the Microarchitecture of the Design (IP) and list the Verification Requirements for testing. Create the Test Bench for the IP testing. Create all Tests Cases to fully test the functionalities of the IP. Debug & identify the issue & file bug reports to Designer. Testing to meet the Coverages (Functional, Conditional) criteria. Minimum requirements : Education in BSEE and MSEE. Digital IC Design & Verification experiences. Work in Windows and Linux environment. C-Script or Perl equivalent experience. Experience in System Verilog & UVM. COMPENSATION: $90,000/yr - $110,000/yr

REGARDING COMPENSATION: SK hynix memory solutions America Inc. offers you the opportunity to apply your skills to exciting projects while working with innovative teams. Our compensation package is complimented by a generous benefits package including medical, dental, vision, life insurance and a company 401(k) match, as well as cafeteria, onsite gym and much more. If you are motivated by technical challenges, we offer a collaborative work environment that encourages career growth. The salary offered to a selected candidate will be tailored based on several factors, including the location, job grade, relevant knowledge, skills, and experience. We also take into account the internal equity among our current team members to ensure fairness and competitiveness

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the IP Design Verification Engineer in San Jose, CA vacancy
  • $2,000 per month

     ...millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for...  ...in history. Job Summary We are seeking a Design Verification Engineer to join our Internal IP DV team. You will ensure the custom IPs powering... 
    Suggested
    Work at office
    Relocation package
    Night shift

    Etched

    San Jose, CA
    15 days ago
  • $2,000 per month

     ...millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for...  ...in history Job Summary We are seeking a Design Verification Engineer to join our Interface IP DV team. You will work with architects, designers,... 
    Suggested
    Work at office
    Relocation package

    Etched

    San Jose, CA
    21 days ago
  • $164.47k - $311.89k

    # **Welcome!**## .Senior Design Verification Engineer- Mixed Signal IP page is loaded## Senior Design Verification Engineer- Mixed Signal IPlocations: US, California, Folsom: US, California, Santa Claratime type: Full timeposted on: Posted Todayjob requisition id: JR028... 
    Suggested
    Internship
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Santa Clara, CA
    3 days ago
  • $70 - $100 per hour

    Location: Santa Clara, United States Sector: Engineering Salary: $70.00 to $100.00 per hour Design Verification Engineer - CPU Subsystem Looking for a Design Verification...  ...the quality & reliability of the company's IP solutions. Requires strong expertise in System Verilog... 
    Suggested
    Hourly pay
    Night shift

    Yoh, A Day & Zimmermann Company

    Santa Clara, CA
    1 day ago
  • $72.59 - $92.59 per hour

     .../HR Job Description We are seeking a skilled and proactive Design Verification Engineer to join our team. The ideal candidate will have a strong background...  ...Design Design for Low-Cost Manufacturing Ruggedized and IP-Rated Product Design Embedded CPU Design (x86 and AMD)... 
    Suggested

    The Fountain Group

    Santa Clara, CA
    3 days ago
  • $181.1k - $318.4k

     ...of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and...  ...model). You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design and architecture... 
    Relocation

    Apple Inc.

    Santa Clara, CA
    20 hours ago
  •  ...Details: Performs functional verification of graphics logic components,...  ...media, and display, to ensure design will meet specification...  ...develops scalable and reusable IP verification plans, test benches...  ...degree in electronics, computer engineering, or related engineering with... 
    Local area

    Intel Corporation

    Santa Clara, CA
    4 days ago
  •  ..., and Oracle. THE PERSON We are seeking a high‑impact MTS Design Verification Engineer with strong technical depth, ownership, and the ability to...  ...issues, and is comfortable leading verification efforts across IP, subsystem, and SoC levels. You will work in a fast‑paced,... 

    Advanced Micro Devices

    Santa Clara, CA
    3 days ago
  • $126.8k - $220.9k

     ...projects that Apple’s Silicon Engineering Group has embarked upon to...  ...integrate multiple sophisticated IP-level DV environments, craft...  ...outstanding DV methodology, verification on accelerated platforms, knowledge...  ..., etc. Description As a Design Verification Engineer on our... 
    Relocation
    Flexible hours

    Apple Inc.

    Sunnyvale, CA
    2 days ago
  • $2,000 per month

     ...-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  .... Job Summary We are seeking a Design Verification Engineer to join our Systems/...  ...Verification team. You will ensure the custom IPs powering Sohu — including systolic arrays... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    21 days ago
  • $160k - $180k

     ...Description Job Description We are seeking an experienced SoC Design Verification Engineer with a strong background in UVM-based verification and...  ..., integrating C/C++ models, and debugging issues at both IP and subsystem levels. Key Responsibilities: Develop,... 

    Phizenix

    Santa Clara, CA
    12 days ago
  • A leading technology company is seeking a Senior Verification Engineer to join their multi-media IP team. The ideal candidate will have at least 5 years of design verification experience, particularly in verifying sophisticated IPs using System Verilog. Responsibilities... 

    NVIDIA Corporation

    Santa Clara, CA
    20 hours ago
  • $147.4k - $272.1k

     ...Description As a member of the analog and mixed signal verification team, you will be working with specialists for...  ...Ensure high quality silicon for IC chips and IPs through pre‑silicon verification of mixed-signal IC designs using analog circuits and RTL in the same... 
    Relocation package

    Apple Inc.

    Cupertino, CA
    1 day ago
  • $150k - $220k

     ...our shared purpose. About the role We’re looking for highly experienced Design Verification Engineers (DVE) in the United States. The DVE is responsible for developing and verifying silicon IP. The DVE should have hands‑on experience taking leading‑edge digital silicon... 

    Bolt Graphics, Inc.

    Sunnyvale, CA
    3 days ago
  • $250k - $280k

     ...Selflessly collaborate towards our shared purpose. About the role: As a Principal Design Verification Engineer , you will own the verification strategy and execution for complex IPs or full‑chip SoC. You will lead a team of verification engineers, define methodologies... 

    Bolt Graphics, Inc.

    Sunnyvale, CA
    1 day ago
  •  ...want to talk to you. What you’ll do: As a Senior ASIC Design Verification Engineer, you will be responsible for verifying critical blocks in...  ...test implementation, and complex debugging across diverse IP blocks, SoCs, and system-level designs. Specialized Expertise... 
    Flexible hours

    Persimmons

    San Jose, CA
    10 days ago
  • Senior Design Verification Engineer job at LanceSoft, Inc.. Santa Clara, CA. Pay rate range: $85/hr to $107/hr on W2. Job description: THE ROLE...  ...PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will... 
    Permanent employment
    Apprenticeship
    Local area

    Downtown Boulder Partnership

    Santa Clara, CA
    4 days ago
  • $150k - $220k

    A semiconductor startup in California is seeking experienced Design Verification Engineers (DVE) to develop and verify silicon IP. Candidates should have over 10 years of experience in Design Verification, leading teams, and hands-on expertise with digital silicon IP.... 

    Bolt Graphics

    Sunnyvale, CA
    3 days ago
  • $126.8k - $190.9k

     ...this highly visible role, you will be at the center of a chip design effort collaborating with all disciplines, with a critical impact...  ...and Verilog Preferred Qualifications Knowledge of advanced verification techniques such as formal and assertions Understanding of silicon... 
    Relocation

    Apple Inc.

    Santa Clara, CA
    2 days ago
  • $126.8k - $190.9k

    A leading technology company located in Cupertino is seeking a Design Verification Engineer who will be responsible for verifying the functionality and performance of SOCs. The role involves collaboration across various teams to ensure the highest quality in chip design... 

    Apple Inc.

    Cupertino, CA
    3 days ago
  • $106.4k - $172.15k

     ...problem‑solving, stronger relationships, and the kind of precision that drives great outcomes. Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next‑generation firewall products meet or exceed... 
    Full time
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    4 days ago
  •  ...driven by execution. Ready to come find your playground? Together , we can help shape the endless possibilities of AI. Role Design Verification Engineer, Senior Staff Location Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week. Responsibilities We... 
    3 days per week

    d-Matrix

    Santa Clara, CA
    20 hours ago
  • $126.8k - $220.9k

    Wireless PHY Design Verification Engineer Join Apple's Wireless Connectivity team developing state-of-the-art WiFi SoCs that power hundreds of millions of Apple products worldwide. You'll be part of our vertically integrated organization shaping next-gen wireless technology... 
    Worldwide
    Relocation

    Apple Inc.

    Sunnyvale, CA
    20 hours ago
  • $147.4k - $272.1k

     ...this highly visible role, you will be at the center of a chip design effort interfacing with many disciplines, with a critical...  ...of customers quickly. Description As a CPU Top-Level Design Verification Engineer owning the verification methodology, tools, and flow of a high... 
    Relocation

    Apple Inc.

    Santa Clara, CA
    3 days ago
  • $188k - $325k

    ## Senior Principal IP Design EngineerApplylocations: Santa Claratime type: Full timeposted...  ..., and timing goals* Perform Functional verification support and assist in the design...  ...goals* Partner with a multi-functional engineering team to implement and validate physical... 
    Work experience placement
    Local area

    GlobalFoundries

    Santa Clara, CA
    20 hours ago
  • $173.28k - $259.6k

     ...Validation Engineering IP Program Manager Marvell's semiconductor solutions are the essential building blocks of the data infrastructure...  ...cross functional organizations, in the forms of analog, logic, design for test, layout, timing, validation, PnR, etc. Good... 

    Marvell

    Santa Clara, CA
    3 days ago
  • $115k - $268k

     ...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and... 
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    3 days ago
  • Texas Instruments is seeking a Design Verification Engineer in Santa Clara, California. The role involves confirming the accuracy of analog and mixed signal designs, working independently with product development teams, and analyzing equipment to establish operating data... 

    Texas Instruments

    Santa Clara, CA
    2 days ago
  • $164.47k - $269.1k

     ...We work every single day to design and manufacture silicon products...  ...: Performs functional logic verification of an integrated SoC to...  ...Bachelor's degree in Electrical Engineering, Computer Science, or a related...  ...design verification for complex IPs or SoCs. Comprehensive... 
    Internship
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Santa Clara, CA
    2 days ago
  • $147k - $195k

     ...requirements. Discover more at We are looking for a Technical Lead Design Verification Engineers with a flair for being a code breaker, ability to come up...  ...infrastructure. Prior experience using Verification IPs from 3rd party vendors with one or more communication... 
    Full time
    Work experience placement
    Immediate start
    Flexible hours

    Astera Labs

    San Jose, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to IP Design Verification Engineer. Be the first to apply!