Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal RFIC Design Engineer

Oso Semiconductor

About Oso Semiconductor

Oso Semiconductor is an early-stage fabless semiconductor company developing next-generation mmWave beamforming technology. Founded by UC Berkeley PhDs, our proprietary RFIC architecture delivers 2-4x power reduction for phased array systems across satellite communication (SATCOM), 5G, and radar. We've raised Series A funding, secured our first defense and commercial customers, and are preparing to scale the team 3X.

The Role

We're looking for a Principal RFIC Design Engineer to join the core design team. You'll design, simulate, and validate mmWave front-end circuit blocks for our next-generation beamformer chips-including LNAs, PAs, phase shifters, VGAs, and complete transceiver signal chains.

This is a senior technical role with significant design ownership. You'll work directly with the founding engineers, contribute to architecture decisions, and see your designs go from schematic to silicon to customer products.

Responsibilities
  • Design mmWave front-end circuit blocks (PAs, LNAs, phase shifters, VGAs, mixers) in advanced CMOS or RFSOI (SiGe and III-V processes are a plus).
  • Perform transistor-level schematic design, simulation, and optimization using Cadence Virtuoso (Spectre, ADE).
  • Conduct full-custom IC layout or direct layout engineers, ensuring DRC/LVS-clean designs at mmWave frequencies.
  • Perform post-layout extraction and EM simulation (Ansys HFSS, EMX, ADS Momentum) to validate performance through parasitics.
  • Collaborate on chip-level architecture and system partitioning for multi-channel beamformer ICs.
  • Support silicon bring-up, bench characterization, and debugging of fabricated chips.
  • Contribute to tapeout preparation, design reviews, and documentation.
  • Mentor junior RFIC designers and contribute to a culture of technical excellence.
Required Qualifications
  • MS + 5 years industry experience or PhD + 2 years industry experience in Electrical Engineering with a focus on RF/mmWave IC design.
  • Demonstrated expertise in at least two of: PA, LNA, phase shifter, VGA, mixer, or frequency multiplier design at mmWave frequencies.
  • Expert proficiency with Cadence EDA suite (Virtuoso, ADE, and Layout) and EM simulation tools (Ansys HFSS, EMX, or ADS Momentum).
  • Experience with at least one full tapeout cycle: schematic to layout to fabrication to bring-up to characterization.
  • Strong understanding of mmWave transmission line theory, matching networks, and on-chip passive design.
  • Track record of published work or shipped products demonstrating circuit design excellence.
Preferred Qualifications
  • Experience with phased array or multi-channel beamformer IC design.
  • Background in SATCOM, 5G NR FR2, or automotive radar mmWave applications.
  • Experience in SOI nodes with high resistivity substrates.
  • Familiar with system-level RF specs: EVM, P1dB, noise figure, IP3, EIRP, and G/T.
  • Experience in a startup or small-team environment with high design ownership.
  • Strong communication skills and ability to present design tradeoffs clearly.
Why Oso Semi?
  • Design ownership: You own blocks from concept to silicon.
  • Small team: Your voice matters in every architecture decision.
  • Cutting-edge process: Advanced nodes for mmWave-the hardest corner of IC design.
  • Meaningful equity: Competitive stock option grant. Early engineers capture real value.
  • UC Berkeley DNA: Founded by PhDs published in IEEE conferences and journals.
  • First Principles Innovation: Multiple patents providing 2-4x reductions in power.
  • Established Traction: Signed multi-year, high-volume customer agreements in defense and commercial markets (SATCOM, radar, and 5G).
What We Offer
  • Equity: Stock option grant with 4-year vesting and 1-year cliff.
  • Medical, Dental & Vision: Comprehensive health coverage with employer-sponsored medical, dental, and vision plans.
  • Hybrid Schedule: Monday-Wednesday in office.
  • Time Off: Unlimited PTO.
  • 401(k): Employer-matched retirement plan.
  • Team Culture: Regular team lunches, events, and celebrations.
  • Life Insurance: Company-paid life insurance.
  • FSA & HSA: Flexible spending and health savings account options available.
  • Commuter Benefits: Pre-tax transit and parking benefits.

Oso Semiconductor is an equal opportunity employer. We consider all qualified applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other protected characteristic.
Vacancy posted 11 hours ago
Similar jobs that could be interesting for youBased on the Principal RFIC Design Engineer in Mountain View, CA vacancy
  • $175k - $280k

     ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. RFIC DESIGN ENGINEER (RFIC ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    3 days ago
  • $183k - $247.6k

     ...speed broadband connectivity to unserved and underserved communities around the world. Come work at Amazon! The Role:As Senior RFIC Design Engineer, you will engage with an experienced cross-disciplinary staff to conceive and design innovative product solutions. You will... 
    Suggested
    Permanent employment
    Local area
    Flexible hours
    Shift work

    Amazon

    Sunnyvale, CA
    2 days ago
  •  ...accessible over time. That’s where we come in. We combine deep engineering expertise with global-scale manufacturing to deliver the...  ...of data.Job DescriptionESSENTIAL DUTIES AND RESPONSIBILITIES:Designer will be responsible for the design of high performance RF and... 
    Principal
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    1 day ago
  •  ...On-Site role Job Description: Designer will be responsible for the design of high performance RF and analog circuit blocks. Responsibilities include transistor level, block level and module level circuit architecture, design, simulation, optimization... 
    Principal
    Work experience placement
    Flexible hours

    Denken Solutions, Inc.

    San Jose, CA
    9 days ago
  • RFIC Design Engineer w/Power AmplifierCandidate will be part of a multi-discipline team developing PA, RF switches and front-end modules for the high volume and fast paced cellular handset market. Candidates will have opportunities to participate in all phase of the product... 
    Suggested

    MoTek Technologies

    San Jose, CA
    6 hours ago
  • Job Description:Design cost effective controller with high performance, low power and small area for cellular modem. This position...  ...siliconMinimum Qualifications: - Master Degree in Electrical Engineering, Computer Science or Computer Engineering. - At least 5 years... 
    Principal
    Work experience placement

    Baidu

    Sunnyvale, CA
    1 day ago
  • $142.8k - $274.8k

     ...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud...  ...to help achieve that mission. We are looking for a Principal SoC Design Engineer to work in the dynamic Microsoft Artificial Intelligence... 
    Principal
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    6 hours ago
  • $142.8k - $274.8k

     ...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud...  ...to help achieve that mission.We are looking for aPrincipal Design Engineer to work in the dynamic Microsoft Artificial Intelligence... 
    Principal
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    3 days ago
  • $142.8k - $274.8k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s...  ...The AI Silicon Engineering (AISiE) SoC Design Verification team is seeking passionate,...  ...AI accelerators.  We are looking for a Principal Design Verification Engineer to join the... 
    Principal
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    4 hours ago
  • $192.6k - $337.1k

     ...It all started when engineer Fred Luddy wrote code that automated a tedious task for...  ...The role  We are seeking a hands-on Principal Infrastructure Architect & Engineer to lead...  ...GCP). IaC, CI/CD, observability, SLO/SLA design. You think in automation, not tickets.... 
    Principal
    Full time
    Work at office
    Immediate start
    Remote work
    Flexible hours

    ServiceNow

    Mountain View, CA
    29 days ago
  • $160k - $220k

    Job Title: Principal Silicon Carbide (SiC) Product EngineerJob Location: Sunnyvale, CA (will help with relocation)Compensation: $160K...  ...RSUsRequirements: Silicon Carbide (SiC), Wide Bandgap Power Devices, Product Engineering, NPI, Foundry Management, Reliability,... 
    Principal
    Relocation package

    CyberCoders

    Sunnyvale, CA
    1 day ago
  • $182k - $319k

     ...at least one piece of hardware that we designed, developed, manufactured or service. Celestica...  ...and the top 3 non-X86 server providers engineering solutions for this generation and the...  ...the future together.The Senior Principal, Design Engineering will be responsible... 
    Principal
    Local area

    Celestica

    San Jose, CA
    1 day ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed... 
    Principal

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $250k - $265k

    Principal ASIC Design Engineer RTL / Microarchitecture / High-Performance Networking Overview Seeking a Principal ASIC Design Engineer to own front-end design for complex, high-performance silicon used in advanced networking and AI infrastructure. This role will work closely... 
    Principal
    Night shift

    Yoh

    Santa Clara, CA
    4 days ago
  • $136.5k - $253.5k

     ...world of technology.Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise...  ...Requirements/Qualifications: BS degree in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of... 
    Principal
    Full time

    Cadence Design Systems

    San Jose, CA
    3 days ago
  • $250.6k - $362.6k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...analysis outputs.Minimum QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related experience, Master’s degree in Engineering... 
    Principal
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    6 hours ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: Design Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog... 
    Principal

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $176k - $298k

     ...transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.As a Principal Design Engineer in the NVE Design Engineering Core group at Micron Technology, Inc., you will contribute to the development of memory... 
    Principal
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    2 days ago
  • $210.87k - $329.86k

     ...Americas Country: USA State/Province: California City: San Jose SummaryWe are seeking a high-impact, visionary Senior Principal AI Engineer to architect, design, and oversee the next generation of our enterprise hardware intelligence platform. In this role, you will be the... 
    Principal
    Temporary work
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    2 days ago
  • $232k - $368k

     ...Make the choice and join us today!NVIDIA's Mixed-Signal Design (MSD) Photonics team is building the next generation of...  ...s most advanced AI supercomputers. We are looking for a Principal Photonics IC Design Engineer to serve as the technical lead owning our photonics integrated... 
    Principal
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136.5k - $253.5k

     ...and develop leaders and innovators who want to make an impact on the world of technology.Cadenceis a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design... 
    Principal
    Full time

    Cadence Design Systems

    San Jose, CA
    4 days ago
  •  ...future of AI and beyond. Together, we advance your career. THE ROLE:  We are looking for a dynamic, energetic Lead / Principal Systems Design Engineer to join our growing team. As a key contributor to the success of AMD’s product, you will be part of a leading team to... 
    Principal

    AMD

    San Jose, CA
    3 days ago
  •  ...accessible over time. That’s where we come in. We combine deep engineering expertise with global-scale manufacturing to deliver the...  ...of data.Job DescriptionESSENTIAL DUTIES AND RESPONSIBILITIES:Designer will be responsible for the design of high performance analog... 
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    1 day ago
  • $230k

    Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests over 4 years. Total first year realistic income $450-500kLocations: San Jose, CA, Irvine, CA or Fort Collins, COIntroductionAre you a seasoned... 
    Principal

    CyberCoders

    San Jose, CA
    6 hours ago
  •  ...join a top-notch low-voltage power MOSFET design team. As part of Renesas’s Mobility,...  ...Infrastructure and IoT Power Business Division, this Engineer will work on next-generation power...  ...Job Description We are seeking a Principal Device Design Engineer to develop... 
    Principal

    Renesas Electronics

    San Jose, CA
    19 days ago
  • $148.32k - $203.94k

     ...Architect with a minimum of 10 years of experience to lead the design and development of FPGA-based platforms that support internal...  ...initiatives involving CMOS design, MEMS design, systems and test engineering, validation, and production teamsDefine and drive system-level... 
    Principal

    SiTime

    Santa Clara, CA
    6 hours ago
  • $214.06k - $341.94k

     ...to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and...  ...Systems (ACAS) is looking for a highly skilled engineer that has strong background and hands-on experience on RFIC design. The candidate will be developing next-generation... 
    Principal
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  • $140k - $200k

     ...Kratos Microwave, Inc., a Kratos' company, is looking for a Principal RF Design Engineer 6 to work onsite at either their San Jose, CA facility or their Folsom, CA facility. Kratos Defense & Security Solutions, Inc. (NASDAQ:KTOS) develops and fields transformative, affordable... 
    Principal
    Full time
    Temporary work
    Work at office

    Kratos Defense

    San Jose, CA
    more than 2 months ago
  • $200k - $240k

     ...Principal Package Design Engineer Job Description Principal Package Design Engineer Location: Hybrid at main Renesas Electronics America locations (San Jose, CA / Austin, TX) Department: Semiconductor Power Product Group Reports To: Senior Principal, Device... 
    Principal
    Work at office
    Remote work

    Renesas

    San Jose, CA
    3 days ago
  • $210.87k - $329.86k

     ...Artificial Intelligence and intelligent automation across its Hardware Engineering organization to improve engineering productivity, reduce manual effort, accelerate development cycles, and improve design quality and first-time-right execution. We are seeking a senior... 
    Principal
    Temporary work
    Local area
    Worldwide
    Shift work

    Celestica International LP

    San Jose, CA
    27 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal RFIC Design Engineer. Be the first to apply!