Lead Verification Architect, Coherent Interconnect
SiFive, Inc.
SiFive, Inc. is seeking a Principal Design Verification Engineer to lead verification strategy for a scalable cache-coherent interconnect subsystem used in high-performance CPU and SoC platforms. This principal tech-lead role requires defining architecture-aware verification strategies, identifying risk early, solving complex subsystem-level problems, and raising verification quality across the broader interconnect verification effort. #J-18808-Ljbffr SiFive, Inc.
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Lead Verification Architect, Coherent Interconnect in Santa Clara, CA vacancy
$221.7k - $364.8k
...and ResponsibilitiesAs a Principal Micro-architect, you will lead the microarchitecture development of custom coherent interconnect IP and/or last-level cache (LLC) blocks for... ...development and refinement.Partner with verification teams to ensure functional correctness...SuggestedHourly payFull timeRelocationSamsung Semiconductor
San Jose, CA4 days ago$151k - $251.8k
...and ResponsibilitiesAs a Micro-Architect/Logic Designer, you will be responsible for leading the micro-architecture development of custom coherent interconnect IP and last level cache blocks.... ...interacting with the system architects, verification, performance/power, and design...SuggestedHourly payFull timeRelocationSamsung Semiconductor
San Jose, CA4 days ago- GlobalFoundries, a leader in semiconductor manufacturing, seeks a NOC and Cache Coherency Architect with 15+ years of expertise to drive design and verification of Coherency Manager and Cache Controller IP. Collaboration with CPU core teams will be essential to ensure...SuggestedNight shift
- ...low-power CPU for next‑generation compute workloads. We are seeking Verification Engineers at multiple levels — Senior Engineer to Principal — to help prove the correctness of the Nuvacore interconnect fabric. You will design verification environments, write test plans,...Suggested
$200k - $250k
...experienced and highly motivated Lead SoC Architect to lead the architecture definition... ...requirements. Collaborate with RTL, verification, physical design, firmware,... .... Define memory hierarchy, NoC/interconnect strategy, coherency architecture, and cache structures...SuggestedWork at officeLocal areaNight shiftBolt Graphics, Inc.
Sunnyvale, CA1 day ago$272.9k - $409.3k
...Summary As a SoC Performance Architect, you will create performance... ...fundamentals especially in the areas of interconnects, traffic QoS, distributed caches, coherency flows, DRAM controller and IO (... ...Conduct RTL performance verification. This will involve creation of...Work experience placementWork from homeNight shiftQUALCOMM, Inc.
Santa Clara, CA5 days ago$200k - $300k
...Title: Principal ASIC Architect - Memory Systems & AI... ...-bandwidth optical interconnects for XPU memory expansion... ...ASIC Architect to lead architecture and system... ...teams, ASIC design, verification, firmware, and system... ...accelerators, including coherent and non-coherent...CyberCoders
Santa Clara, CA5 days ago$152k - $241.5k
...seeking an experienced Senior Cache Coherency Architect to join our ambitious team at NVIDIA.... ...low-latency, high-bandwidth coherent interconnect systems. These systems power groundbreaking... ...with multiple IP creation and verification teams throughout the project lifecycle...Full timeNight shiftNvidia
Santa Clara, CA6 days ago- SiFive is seeking a Principal Design Verification Engineer to spearhead CPU-subsystem power-management verification across complex SoC environments, delivering data-center-grade signoff readiness. You will define architecture-aware verification strategies, drive cross-...
- SiFive, Inc. is seeking a principal-level hardware engineer to design industry-leading CPU and interconnect IP. This role involves working on customizable IP and enhances the RISC-V architecture for SOC designs across various applications. The ideal candidate should have...
$166.5k - $290k
...GlobalFoundries: GlobalFoundries is a leading full-service semiconductor... ...experienced NOC and Cache Coherency Architect with over 15 years of... .... Automate and optimize verification flows and regression... ...~ Solid understanding of interconnect and coherency protocols such...Local areaNight shiftMIPS Holding Inc
Santa Clara, CA4 days ago$182k - $273k
...design company for a new era, leading the future of computing... ...Role: As a Principal SoC IP & Interconnect Architect , you will apply deep... ...system architects, design, verification, and software teams to deliver... ...with SoC interconnect and coherent fabric architecture. Deep...Local area$200k - $275k
...LinkedIn and X.Principal AI Accelerator Architect Lead Boston, MA; San Jose, CA Team: MicroAI... ...across architecture, design, verification, firmware, and physical design teams to... ...including datapaths, memory hierarchies, interconnects, peripherals, and chip-level interfaces...Permanent employmentFull timeWork at officeDay shiftAnalog Devices
San Jose, CA5 days ago$206.4k - $303.25k
...the strategic application of AI. Mission Lead the AI transformation of hardware design... ...and to lead its deployment into design, verification, and implementation workflows. This is a... ...Define AI strategy: Develop and own a coherent strategy for how AI/ML is applied across...Local areaShift work191 Altera Corporation
San Jose, CA1 day ago- Architect Labs is seeking a senior RTL Design Engineer to own the on-chip fabric and NoC architecture for production silicon. You will... ..., ensuring timing closure and high-bandwidth, low-latency interconnects across the SoC. You will work closely with DV, SW, and ML teams...Night shift
- Ampere Computing is seeking a Principal SoC IP & Interconnect Architect in Santa Clara, CA to define and integrate advanced... ...and collaborate across systems, design, verification, and software teams. You will lead architecture definition, subsystem interfaces, and...
- Coherent Corp. is actively seeking a senior technologist to drive early-stage assessments... ...incubate advanced photonics concepts. You will lead cross-functional evaluations, align... ...engagement to shape future optical interconnect and silicon photonics platforms. #J-188...
- ...semiconductor design company for a new era, leading the future of computing with an... ...AI compute. As Principal SoC IP & Interconnect Architect, you will define and integrate advanced... ...decisions with system architects, design, verification, and software teams to deliver...Flexible hours
$224k - $356.5k
...setting the stage for the future of autonomous driving. As a Lead Safety Architect, you will be at the forefront of our autonomous vehicle... ...multi-functional efforts in architecture, development, or verification.Excellent analytical and problem-solving skills.Strong written...Full timeRemote workNvidia
Santa Clara, CA2 days ago$100k
Tenstorrent is leading the industry on cutting-edge AI technology... .... As a Performance Architect on our Platform... ...compilers, CPU design, cache coherency protocols, and interconnect fabrics to shape the future... ...traffic patterns or formal verification of cache coherence protocols...Permanent employmentNight shiftTenstorrent
Santa Clara, CA6 days ago$100k
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use... ...contributors of all seniorities.Tenstorrent is seeking an Interconnect and Compute Architect to help define and build next-generation CPU networking...Permanent employmentTenstorrent
Santa Clara, CA6 days ago- ...world-class Memory Subsystem Architect to join our SoC team at... ...fabrics, system caches, system coherency, and MMUs.Work with software... ....Work with Hardware design, verification, emulation, and validation teams... ....Solid background of System interconnect, System MMUs, Caches and...Work at office
Baidu
Sunnyvale, CA4 days ago $124k - $195.5k
...part of a diverse, supportive team where everyone is inspired to do their best work.We're looking for a curious and driven Junior Interconnect Engineer to join our High-Speed Interconnect team onsite in Santa Clara, CA. This is a great opportunity to develop deep...Full timeInternshipNvidia
Santa Clara, CA6 days ago$211k - $356k
...dynamic group of system architects, packaging technology... ...delivers industry-leading performance-per-watt... ..., memory subsystems, interconnects (NoC), and high-speed... ...Correlation: Work with RTL verification and post-silicon... ...memory hierarchies, cache coherency protocols (e.g., MESI...Temporary workNight shiftMediaTek
San Jose, CA4 days ago- ...breakthroughs, or bringing leading edge products to market,... ...are seeking a seasoned SoC Architect with expertise or significant... ...and Floorplan refinement, Verification Test plan reviews, Timing... ..., Memory sub-system, Interconnects, Coherency, Multimedia, I/O subsystems...
AMD
San Jose, CA5 days ago $152k - $241.5k
...skilled Performance Modeling Architect to lead the architectural... ...CPU Cache Hierarchies and interconnects. This is an outstanding chance... ...caches (L3/System Cache) and coherent fabrics achieve ambitious performance... ...with build and verification teams to correlate performance...Full timeNight shiftNvidia
Santa Clara, CA5 days ago$211k - $356k
...a dynamic group of system architects, packaging technology developers... ...Compute SoC Architect to lead the definition, design, and... ...counts, cache hierarchies, coherent interconnects, and memory subsystems.• IP... ...the RTL implementation, verification, and silicon bring-up phases...Temporary workNight shiftMediaTek
San Jose, CA5 days ago$211k - $356k
...a dynamic group of system architects, packaging technology developers... ...Accelerator Architect to lead the design and integration... ...seamlessly with the coherent interconnect, memory hierarchy, and hypervisor... ...during RTL implementation, verification, and silicon bring-up, ensuring...Temporary workNight shiftMediaTek
San Jose, CA4 days ago- ...Photonics Inc in Santa Clara, CA, seeks a Principal Optical Engine Architect to lead the optical link design for next-generation products,... ..., software, and product management to deliver robust, scalable interconnect solutions. #J-18808-Ljbffr Xscape Photonics Inc
- AMD's Circuit Technology team seeks an experienced DFT/DFx Lead to drive methodology and RTL execution for high-speed SerDes and memory... ..., RTL implementation, and test strategies across design, verification, CAD, and test engineering, delivering robust, production-ready...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Lead Verification Architect, Coherent Interconnect. Be the first to apply!
