Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Design Engineer

$119.8k - $234.7k

Microsoft Corporation

Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.

We are looking for a Senior Design Engineer to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team. The candidate must be a highly motivated self-starter who will thrive in this cutting-edge technical environment.

Microsoft's mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.

#SCHIE

Responsibilities

You will be part of the design team driving many facets of high performance, high bandwidth Network-on-Chip designs in the start-of-the-art AI SoCs. The tasks will include working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level (RTL) design, synthesis/Lint/CDC/FEV and System on Chip (SOC) integration on different subsystems. Throughout the program you will be interacting with various teams, including architecture, verification, and physical design, ensuring that the design is implemented and verified to the spec.

Qualifications

Required Qualifications:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience

  • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience

  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience

  • OR equivalent experience.

Other Requirements:

Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter.

This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.??As a condition of employment, the successful candidate will be required?to provide either proof of their country of citizenship or proof of their US. residency or other protected status?(e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information.?To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.

Preferred Qualifications:

  • 8+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/Lint closure.

  • 6+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SOC designs.

  • 4+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade-offs and Post-Silicon Debug

  • 4+ experience in Designing Fabric/Network On Chip or Networking ASICs or Complex Control Logic

  • Experienced with/in

  • NoCs and Fabrics for AI usages

  • CPU or graphics core design.

  • Complex algorithmic designs for AI usages

  • Script development.

Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:

This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.

Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations. (

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior Design Engineer in Mountain View, CA vacancy
  • Responsibilities: • Architect, design and implement new features, performance improvements, and ISA extensions in RISC-V CPU core generators...  ...design. • Ability to work well with others and a belief that engineering is a team sport. • Knowledge of at least one object-oriented... 
    Senior

    Baidu

    Sunnyvale, CA
    13 hours ago
  • $163k - $236k

     ...bring-up.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.8 years of experience with RTL design using Verilog/System Verilog and microarchitecture.4 years of... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $163k - $237k

    Engage in developing CPU cache subsystems, focusing on RTL design and microarchitecture for future CPU generations.Collaborate with...  ...and area.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    4 days ago
  • $163k - $236k

     ...intellectual property (IP) blocks seamlessly into complex silicon designs and multi-component subsystems.Execute production-grade RTL...  ...technical alignment across multi-disciplinary and multi-site engineering groups to resolve architectural issues and ensure successful product... 
    Senior
    Worldwide
    Night shift

    Google

    Mountain View, CA
    7 hours ago
  • $163k - $236k

     ...separately to create and review management and control subsystem's design microarchitecture specifications.Develop SystemVerilog RTL to...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $138.8k - $232.7k

    As an EDS Design Engineer, you will be at the forefront of defining the "nervous system" for our next-generation electric vehicles. You will be responsible for the end-to-end vehicle-side electrical wire harness design and physical integration, serving as the critical link... 
    Senior
    Immediate start
    Visa sponsorship
    Flexible hours

    Ford

    Palo Alto, CA
    2 days ago
  • $174k - $252k

     ...researchers, software and hardware teams to co-design architectural improvements tailored to...  ...degree in Computer Science, Electrical Engineering, Computer Engineering, a related field,...  ...generation machine learning models.As a Senior Performance Co-Design Engineer, you will... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $181.1k - $318.4k

    A leading technology company in Sunnyvale seeks a Sr. RFIC - PLL Design Engineer for its wireless silicon development team. The ideal candidate will design analog and digital PLL building blocks and work closely with cross-functional teams to enable wireless innovations... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    3 days ago
  • Apple Inc. seeks an experienced RTL Design Engineer to code blocks for advanced mixed-signal circuits and to write precise design specifications. You will collaborate closely with system architects, circuit designers, and design verification engineers to ensure high-quality... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    3 days ago
  • Wipro is seeking a Physical Design Engineer to lead PD/PNR activities in Mountain View. You will drive block-level implementation from netlist to GDSII, including floorplanning, CTS, routing, power planning, and verification, with emphasis on PPA, timing convergence, and... 
    Senior

    Wipro

    Mountain View, CA
    2 days ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    3 days ago
  • United States Digital Space LLC is hiring a Sr. RFIC Design Engineer to develop cutting-edge RFICs for space and ground infrastructure, collaborating with cross‑functional teams. The role focuses on RF/analog/mixed‑signal IC design, simulation, layout, and rigorous testing... 
    Senior

    United States Digital Space LLC

    Palo Alto, CA
    3 days ago
  • $163k - $236k

    Design and implement high-speed blocks, taking end-to-end ownership of complex modules within the larger system.Solve complex implementation...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical field.8 years of... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    6 days ago
  • SpaceX is seeking a Senior RTL Design Engineer (Silicon Engineering) in California to develop next‑gen ASICs for Starlink and space networks. You will define architecture, write RTL in Verilog/SystemVerilog, and work with verification and physical teams to deliver timing... 
    Senior

    SpaceX

    Palo Alto, CA
    5 days ago
  • Apple Inc. is seeking an experienced NFC Hardware Design Engineer in Sunnyvale, California. This role involves designing next-generation NFC solutions and ensuring high performance through innovative hardware solutions. The ideal candidate will have a strong foundation... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    3 days ago
  • $119.8k - $234.7k

     ...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud...  ..., clients, and augmented reality. We are looking for a Sr. Design Engineer - IP Office to work in the dynamic Microsoft Artificial... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    3 days per week

    Microsoft

    Mountain View, CA
    1 day ago
  •  ...Job Description At Alpha and Omega Semiconductor (AOS), we design, develop and globally supply a broad range of power semiconductors...  ...below to POWER your career!We are looking for a passionate Senior Design Engineer to be responsible for MOSFET/IGBT design and contribute to... 
    Senior
    Local area

    Alpha & Omega Semiconductor

    Sunnyvale, CA
    2 days ago
  • $159k - $231k

     ...simulation and analysis.Drive the optical design and architecture of near-eye displays....  ...qualifications:Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science,...  ...the innovative Pixel Optics team as a Senior Optical Design Engineer. In this role,... 
    Senior

    Google

    Mountain View, CA
    4 days ago
  • $163k - $237k

    Verify designs using verification techniques and methodologies.Work cross-functionally to debug failures and verify the functional correctness...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $163k - $237k

     ...techniques.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or...  ...verifying digital IP and subsystems.Experience working with design verification (DV) testbenches or environments.Preferred qualifications... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $163k - $236k

     ...taking full ownership of quality from HLS code to generated RTL.Design and maintain advanced environments, including C/C++ GoogleTest...  ...teams to optimize C++ code for verifiability and mentor junior engineers on the nuances of HLS verification.Minimum qualifications:Bachelor... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    13 hours ago
  •  ...and talent. The TPU Chip Architecture and Performance Co-design team optimizes Google's custom AI silicon for next-...  ...generation ML models, including LLMs, on our own hardware. As a Senior Performance Co-design Engineer, you will focus on LLM Serving Studies, analyzing and... 
    Senior

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • Google Cloud is seeking a Senior Performance Co-Design Engineer for TPU work in Sunnyvale to optimize serving performance of large language models on custom AI silicon. You will analyze current and emerging models, build tools to probe bottlenecks, and influence architecture... 
    Senior

    Google

    Sunnyvale, CA
    5 days ago
  • AI Apply Autofill from your CV Upload a PDF CV or reuse your session parse. Fields are filled below - copy them into the employer form. We do not save your CV. Upload CV (PDF only · max 5MB) I agree to the Privacy Policy and consent to ephemer CV processing for autofill...
    Senior

    Ascenra

    Sunnyvale, CA
    5 days ago
  • Google is seeking a TPU Design Engineer, Silicon in Mountain View, CA. This mid-level role focuses on driving progress in digital design and mentoring junior engineers while contributing to cutting-edge silicon for on-device ML and data-center inference. Required: a Bachelor... 
    Senior

    Google

    Mountain View, CA
    3 days ago
  • $163k - $237k

     ...microarchitecture and RTL execution to deliver high-performance network design components which meet strict power, performance and area (PPA)...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field,... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • Google Sunnyvale, CA invites a Senior Staff Performance Codesign Engineer to shape TPU hardware and software for world-class AI/ML workloads. You will drive architecture decisions, verify complex digital designs, and align research with production systems powering billions... 
    Senior

    Google

    Sunnyvale, CA
    1 day ago
  • Google Sunnyvale is seeking a Senior Performance Co-design Engineer for LLM training to shape future ML accelerators and ensure efficient training across current and future silicon. You will lead hardware/software co-design and performance modeling, collaborating with ML... 
    Senior

    Google

    Sunnyvale, CA
    3 days ago
  • $120k - $225k

     ...Job Description Job Description We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.   About Us: Mythic is building the future of AI computing... 
    Senior
    Night shift

    Mythic

    Palo Alto, CA
    16 days ago
  • $95 - $105 per hour

    PTR Global is seeking a knowledgeable Product Design Engineer to influence user and consumer-focused products. The role requires expertise in engineering principles and collaborative participation in team initiatives. Successful candidates will have significant experience... 
    Senior

    PTR Global

    Mountain View, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Design Engineer. Be the first to apply!