Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Engineer, SOC Design

$219k - $351k

Samsung Semiconductor

Job Description

Job Description

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.

Advancing the World's Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future.

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.

Principal Engineer, SOC Design

What You'll Do

The DRAM Development Lab (DDL) is part of Samsung's Memory Business Unit, the industry's technology and volume leader in DRAM, HBM and NAND Flash. DDL's vision is to solve key problems of Cloud & Data center by developing the new technology for memory and storage. The SOC team within DDL focuses on the development of silicon solutions. We are an integral part of Samsung's strong R&D focus & lab innovation engine. We work closely with development teams to bring feature innovation to product roadmaps.

Come join the team that is creating new computing system architectures needed to support emerging machine learning applications, data analytics and edge computing. You'll focus on enhancement of memory and storage capability by developing prototype and production controllers.

Job ID: 42866

Location: Daily onsite presence at our San Jose or Folsom office in alignment with our Flexible Work policy

  • Participate in architectural definitions and responsible for micro architecture of subsystem and/or chip level.
  • Responsible for top integration, logic design and RTL implementation along with quality check (Assertion, Lint, CDC, and STA).
  • Reviews 3rd party IPs including ARM cores, DDR controller, and UCIe PHY
  • Responsible for integrating the third part IPs and sub system at top level
  • Work closely with architects and verification engineers to ensure sound design at SoC level.
  • Work with physical designers on timing constraints, synthesis, DFT insertion, and static timing analysis

What You Bring

  • Bachelors in Electrical, Computer Science or related with 20+ years of experience or Masters in Electrical, Computer Science or related Science with 18+ years of Industry Experience or PhD in Electrical, Computer Science or related Science with 15+ years of Industry experience preferred.
  • Highly motivated with good verbal and written communication skills.
  • Hands on knowledge & experience in ASIC design flow from design to tape out.
  • Experience & Good knowledge in ATE vector generation, testing and silicon bring up.
  • Experience in the commercial IPs such as UCIe, CPU, Ethernet, and DDR interfaces.
  • Good understanding of PPA (performance, power, and area) trade-offs.
  • Experience in SoC level synthesis, timing analysis, lint check, CDC checks.
  • Experience in interfacing 3rd party service companies for DFT/PI/PD.
  • Good knowledge and experience in AMBA bus fabric, ARM cores.
  • Self-motivated problem-solver with an ability to work well in a team.
  • You're inclusive, adapting your style to the situation and diverse global norms of our people.
  • An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.
  • You're collaborative, building relationships, humbly offering support and openly welcoming approaches.
  • Innovative and creative, you proactively explore new ideas and adapt quickly to change.

#LI-SF1

What We Offer
The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance.

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.
Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.
Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.
Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.
Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.
Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range

$219,000—$351,000 USD

Equal Opportunity Employment Policy

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Our Commitment to Innovation and Fairness

At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

Applicant AI Use Policy

At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified.

Trade Secret Notice

By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.

Applicant Privacy Policy
- us/careers/us/privacy/

Vacancy posted 26 days ago
Similar jobs that could be interesting for youBased on the Principal Engineer, SOC Design in San Jose, CA vacancy
  •  ...Cadence is a pivotal leader in electronic design, building upon more than 30years of...  ...Responsibilities Lead a team to implement SOCs or subsystem chips. Work on RTL synthesis...  .../ Qualifications BS degree in Electrical Engineering with a minimum of 7 years of experience OR... 
    Suggested

    Cadence Inc

    San Jose, CA
    1 day ago
  • $142k - $222k

     ...solutions to be integrated into common platform designs including processors, high speed serial...  .../firmware, mechanical and thermal engineers. Lead the design of DC-DC switch-mode power...  ..., and Networking products using x86, ARM SoCs, DDR4/DDR5, NVMeoF, PCIe, RAID controllers... 
    Suggested
    Night shift

    Celestica

    San Jose, CA
    1 day ago
  • $248.4k

     ...Job Description We are seeking a Principal Design Engineer, passionate individual with technical leadership capabilities to build complex system...  ...Electronics or Computer Engineering minimum of 20 years of FPGA/SoC design experience. Independent and self‑motivated, capable... 
    Suggested
    Night shift

    Lattice Semiconductor

    San Jose, CA
    1 day ago
  • $231.44k - $282.88k

     ...data center, mobile, and consumer chip design. With SiFive, the future of RISC‑V...  ...Description The Role SiFive is looking for a principal‑level hardware engineer to design industry‑leading CPU and...  ...‑V as the architecture of choice for SOC designs across a broad range of... 
    Suggested
    Night shift

    SiFive

    Santa Clara, CA
    2 days ago
  • MDAEdge is seeking a Hardware Design Principal Engineer in Santa Clara, California. This role involves designing printed circuit boards and contributing to critical SOC validation boards. The ideal candidate will have experience with high-speed diff pair design and PCB... 
    Suggested

    MDAEdge

    Santa Clara, CA
    2 days ago
  • $216.09k - $336k

     ...support for LPDDR4/5 interface bring up - working with Cadence Design Systems to develop application driver to work with ASIC for...  ...encountered. Employer will accept a Bachelor's degree in Electrical Engineering, Electronics Engineering, Computer Engineering or related... 
    Full time
    Local area

    Micron Technology

    San Jose, CA
    4 days ago
  • $138k - $317.8k

     ...As we continue to grow, we're looking for a skilled Principal Design Verification Engineer - UAL & PCIe Subsystems to join our dynamic team and contribute...  ...Engineer to support verification of high-performance SoC designs. The ideal candidate will have strong expertise... 
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    1 day ago
  • $185k - $230k

     ...Principal Design Verification Engineer California Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity solutions...  ...coverage closure—contributing to the success of cutting-edge SoC designs. Key Responsibilities Lead the... 
    Flexible hours
    Night shift

    Astera Labs

    San Jose, CA
    3 days ago
  •  ...Role & Team: s part of the Design Verification Team , you will verify the...  ...management and leading a team of verification engineers at a project level. Key...  ...the design of state-of-the-art multi-core SoCs. Scalability: Transform engineering... 

    Macpower Digital Assets Edge

    Santa Clara, CA
    5 hours ago
  • $120k - $220k

     ...Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with...  ...quality of life. We are seeking Digital Design Verification Engineers to verify our custom ASICs for satellite and wireless telephony... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship

    E-Space

    Saratoga, CA
    2 days ago
  •  ...position. As a member of the IP Digital Design Methodology team, you will work with global...  ...are an experienced ASIC Digital Signoff Engineer with a deep passion for developing cutting...  ...in high-speed digital IP cores and/or SOCs development. You have a solid understanding... 

    Synopsys Inc

    Sunnyvale, CA
    2 days ago
  • $219k - $351k

     ...have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the...  ...technologies, our US teams contribute to breakthroughs in 5G, SOC, memory and display. With our global perspective and diversity of... 
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    26 days ago
  • We are seeking an experienced Principal Design Verification Engineer to lead verification activities for complex SoC designs. The ideal candidate will architect and develop advanced verification environments, create comprehensive test plans, and collaborate with cross-... 

    Veriipro

    Santa Clara, CA
    2 days ago
  • $190k - $270k

     ...Detailed Description AI Architecture & Development: Lead the hands‑on design and coding of RAG (Retrieval‑Augmented Generation) architectures and agentic workflows. Build systems that allow hardware engineers to "query" complex design rules and legacy data with high... 
    Temporary work
    For contractors
    Work at office
    Shift work
    Night shift

    Celestica

    San Jose, CA
    4 days ago
  • $200k - $260k

     ...redefining how satellite constellations are designed, built, and deployed by combining...  ...has rapidly grown into a team of over 200 engineers, scientists, and innovators focused on building...  .... Job Details Our client is seeking a Principal Mechanical Engineer to lead the design... 
    Local area
    Relocation package
    Flexible hours

    Jobot

    San Jose, CA
    3 days ago
  • $145.8k

     ...Job Description ESSENTIAL DUTIES AND RESPONSIBILITIES Designer will be responsible for the design of high performance analog and mixed-signal circuit blocks. Responsibilities include transistor level, block level and module level circuit architecture, design, simulation... 
    Temporary work
    Immediate start
    Remote work
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    2 days ago
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level integration... 

    ACL Digital

    San Jose, CA
    1 day ago
  • $139.9k - $274.8k

     ...Overview Join to apply for the Principal Design Engineer role at Microsoft . Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering...  ...working on Artificial Intelligence (AI) / Machine Learning (ML) SoCs Working knowledge of writing assertions, coverage and... 
    Work at office
    Local area
    Worldwide

    Microsoft Corporation

    Mountain View, CA
    1 day ago
  • $205k - $255k

     ...board products in a data-centric manner, design experiments to root-cause unexpected behavior...  ...background in Electrical or Computer Engineering. At a minimum, a Bachelor’s is required,...  ...experience supporting or developing complex SoC/silicon products for Server, Storage, and... 
    Full time
    Flexible hours

    Astera Labs

    San Jose, CA
    1 day ago
  • $161.5k - $217.45k

     ...Principal Process Development Engineer Date: Jul 10, 2026 Location: CA, US, 95131 Work Location Type: On-site Description QuantumScape is on a mission...  .... The company’s next‑generation batteries are designed to enable greater energy density, faster charging and enhanced... 

    QuantumScape Battery, Inc.

    San Jose, CA
    2 days ago
  • $158.6k - $317.8k

     ...As we continue to grow, we’re looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission...  ...Verification Engineer to lead verification activities for complex SoC/ASIC designs. The ideal candidate will have strong... 
    Full time
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    2 days ago
  • Ampere Computing is seeking a Post Silicon SoC Power and Performance Validation Engineer to lead the validation process in Santa Clara, California. This role emphasizes ownership of post-silicon test plans, focusing on power management features, and utilizing advanced instrumentation... 

    Ampere Computing

    Santa Clara, CA
    2 days ago
  • $182k - $273k

    Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused...  ...Identify schematic or layout problems and work closely with engineering teams to address them. Work on multiple projects across... 
    Local area

    Ampere Computing LLC.

    Santa Clara, CA
    1 day ago
  • $174k - $352.5k

    This role has been designed as ‘Hybrid’ with an expectation that you will work on average 2 days per week from an...  ...you. Open up opportunities with HPE. Job Description SoC Top-Level & block-level Physical Design Engineer Responsibilities Implement physical design at the... 
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    2 days ago
  • $139k - $231k

     ...opportunity for someone like you to join our innovative product development engineering team as a Principal Laser Engineer . In this position, you will build prototypes and contribute to the optical design of free-space and fiber-based laser systems. You will work... 
    Visa sponsorship
    Work visa
    Relocation package

    MKS Inc.

    Milpitas, CA
    2 days ago
  •  ...ultra-low power consumption, high radix, compact chip-scale design, offering hyperscale data centers enhanced performance, efficiency, and scalability. Job Overview Principal Silicon Photonics Layout Engineer nEye is seeking a Principal Silicon Photonics Layout Engineer... 

    nEye.ai

    Santa Clara, CA
    2 days ago
  • $200k - $351k

     ...State/Province: California City: San Jose General Overview Functional Area: Engineering (ENG) Career Stream: Engineering (ENG) Role: Senior Principal (SPR) Job Title: Senior Principal, Design Engineering Job Code: SPR-ENG-DSGN Summary Thank you for checking us out! If... 
    Local area

    Celestica

    San Jose, CA
    4 days ago
  • $150k - $190k

     ...and energy efficient solutions for industry. An advanced team of engineers specializes in research, development, and manufacturing of...  ...industrial burners for almost any application. Combustion engineering design and support are provided for low NOx emission burners, radiant... 
    Full time

    ALZETA

    San Jose, CA
    1 day ago
  • The City of Santa Clara seeks a Principal Engineer - Land and Property Development to lead the division, guiding private development through entitlement, design, and construction phases. This role oversees a high‑profile, long‑term development partnership with Related... 

    City-of-Santa-Clara-2

    Santa Clara, CA
    2 days ago
  • $182k - $273k

    Invent the future with us. Ampere is a semiconductor design company for a new era, leading the future of computing with...  ...team - we’d love to have you apply! About The Role As a Principal Developer Tools Engineer, you will lead the design and development of the next generation... 
    Local area

    Ampere

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Engineer, SOC Design. Be the first to apply!